Mitsubishi Electric Melsec Q Series User Manual page 123

Ethernet interface module
Hide thumbs Also See for Melsec Q Series:
Table of Contents

Advertisement

4 WHEN THE Q/LCPU ACCESSES THE PROGRAMMABLE CONTROLLER
OF ANOTHER STATION USING THE DATA LINK INSTRUCTION
4 - 32
(b) ZNWR instruction
[Network number designation]
Write command
J.ZNWR
Write command
JP.ZNWR
Target station network number
Jn
Designate the target station network number.
Target station number
n1
Designate the target station number.
Write data storage head device (target station)
(D1)
Designate the head device of the target station that stores
the data to write.
Write data storage head device (local station)
(S)
Designate the head device of the local station which will
store the data to write.
Write data length
n2
Designate the number of data (words) to write.
Write completion device (local station)
Designate the device of the local station to turn on one
scan when the write is complete.
(D2)
(D2) ................... OFF: Incomplete
(D2) + 1 ............. OFF: Normal
1: Bit device ................................... X, Y, M, L, F, V, B
2: Bit device digit designation .......... K
3: Word device ................................ T, C, D, W, ST, R, ZR
4: Word device bit designation ........
POINT
The normal or abnormal write completion status is stored in the data link instruction
execution result (ZNWR instruction) storage area (address: 209).
When the write completion device ((D2) + 1) is on due to abnormal end, read the
error code stored in the area described above, and perform the necessary
corrective action. (See the User's Manual (Basic).)
Jn
n1
(D1)
Jn
n1
(D1)
Setting details
ON: Complete
ON: Abnormal
Digit number
.
Word device
Bit number
MELSEC-Q/L
(S)
n2
(D2)
(S)
n2
(D2)
Setting range
1 to 239
1 to 64 (constant): Stations of station
number
81
to 89
: All stations of group
H
H
number
FF
: All stations on the
H
target network
number
Bit device digit designation
3
Word device
T, C, D, W
3
Word device
When writing from Q/L/QnACPU
1 to 230 (constant)
When writing from a programmable
controller CPU other than
Q/L/QnACPU
1 to 32 (constant)
Bit device digit designation
3
Word device
1
Bit device
Word device bit designation
Bit device head number
J: Execution
during ON
J: Execution
during startup
2
2
4
4 - 32

Advertisement

Table of Contents
loading

Table of Contents