Chipset Configuration; North Bridge; Iio Configuration - Supero SUPERSERVER 6018R-MT User Manual

Table of Contents

Advertisement

than P0, with its frequency and voltage scaled back a notch. The options are
Between P1/P0 and Below P1.
Chipset Configuration
Warning! Please set the correct settings for the items below. A wrong configuration
setting may cause the system to become malfunction.
North Bridge
This feature allows the user to configure the settings for the Intel North Bridge.
IIO Configuration
EV DFX (Device Function On-Hide) Feature
When this feature is set to Enable, the EV_DFX Lock Bits that are located on a
processor will always remain clear during electric tuning. The options are Dis-
able and Enable.
IIO1 Configuration
CPU1 SLOT2 PCI-E 3.0 X8
This item configures the PCI-E port Bifuraction setting for a PCI-E port specified
by the user. The options are Gen 1 (2.5GT/s), Gen 2 (5 GT/s), and Gen 3 (8GT/s).
CPU1 SLOT3 PCI-E 3.0 X8
This item configures the PCI-E port Bifuraction setting for a PCI-E port specified
by the user. The options are Gen 1 (2.5GT/s), Gen 2 (5 GT/s), and Gen 3 (8GT/s).
CPU1 SLOT6 PCI-E 3.0 X8
This item configures the PCI-E port Bifuraction setting for a PCI-E port specified
by the user. The options are Gen 1 (2.5GT/s), Gen 2 (5 GT/s), and Gen 3 (8GT/s).
CPU1 SLOT5 PCI-E 3.0 X16
This item configures the PCI-E port Bifuraction setting for a PCI-E port specified
by the user. The options are Gen 1 (2.5GT/s), Gen 2 (5 GT/s), and Gen 3 (8GT/s).
IIO2 Configuration
CPU2 SLOT4 PCI-E 3.0 X4 (IN X8)
This item configures the PCI-E port Bifuraction setting for a PCI-E port specified
by the user. The options are Gen 1 (2.5GT/s), Gen 2 (5 GT/s), and Gen 3 (8GT/s).
7-11
Chapter 7: BIOS

Advertisement

Table of Contents
loading

This manual is also suitable for:

Superserver 6018r-mtr

Table of Contents