E-Bus Host Test; Pllp2 Test; Dsp6 Test; Dsp7 Test - Yamaha M7CL-32 Service Manual

M7cl series digital mixing console
Hide thumbs Also See for M7CL-32:
Table of Contents

Advertisement

1-5 E-BUS HOST test

Contents: Checks the condition of Data BUS and Address BUS
by writing/reading the register of E-BUS Host
Controller.
Example of executing screen
OK
E-Bus Host Controller
OK
E-Bus Address, Data BUS
AutoNext
START
PAUSE
CLOSE
Display in case the check result is NG
NG: E-BUS
Displayed if access to E-BUS Host Controller is NG.

1-6 PLLP2 test

Contents: Checks the condition of Data BUS and Address BUS
by writing/reading the register (00, 0f, 10, 16) of
PLLP2.
Checks A0...A4 and D0...D15.
Example of executing screen
NG
PLLP2
NG
Master Adres, Data BUS
AutoNext
START
PAUSE
CLOSE
Display in case the check result is NG
NG: MCS Wxx:yy--> Rxx:yy
Write Data Read Data
Register number which is not acceptable

1-7 DSP6 test

1-8 DSP7 test

Contents: Checks the condition of Data BUS and Address BUS
by writing/reading the register of DSP6 and DSP7.
Compares and checks by writing/reading DRAM and
SDRAM of each DSP6 and DSP7 through the
register.
Checks the SIO connection between each DSP by
transmitting and receiving signals.
If the check result is NG
NG: E-BUS
OkData
TxData
If the check result is NG
NG: MCS Wxx:yy--> Rxx:yy
:
:
OkData
TxData
Example of executing screen
NG
DSP6
NG
DSP6, SIO
NG
DSP7
NG
DSP7, SIO, ATSC2
AutoNext
START
PAUSE
CLOSE
DSP6 test items and display provided during execution (in the right window)
1: CPU Interface (Data bus) ...
2: CPU Interface (Data bus) ...
3: CPU Interface (Chip Select, TXB) ...
4: CPU Interface (Address bus) ...
5: CPU Interface (BUS W/R Reg.) ...
6: DRAM Interface (Data Bus) ...
7: DRAM Interface (Address Bus) ...
8: DRAM Interface (Address Bus & MPR)...
9: SIO Connection ... OK SIO test of DSP6 → DSP6
A: PIO Connection ...OK SIO test of DSP6 → DSP6
DSP7 test items and display provided during execution (in the right window)
1: CPU Interface (Data Bus) ...
2: CPU Interface (Chip Select) ...
3: CPU Interface (Address Bus) ...
4: E-RAM Interface (Data Bus) ...
5: E-RAM Interface (Address Bus) ...
6: SIO Connection (DSP7 → DSP6) ...
7: SIO Connection (DSP6 → DSP7) ...
8: SIO Connection (DSP7 → DSP7) ...
9: SIO Connection (ATSC → DSP7) ...
A: SIO Connection (DSP7 → ATSC) ...
Common to DSP6 and DSP7, Explanation about display if the
check result is NG
1) CPU Interface (Data Bus)
NG:ICxxx(1) 0000 0000 XXXX 0000 0000 0000 0000 X00X
MSB
IC number DSP number
X= Error bit
With display of 32/24/16/8 bit
2) SIO Connection (DSP7 → DSP6) ...
NG: 1 ICxxx(1)[Soxx] → ICxxx(1)[Sixx]
M7CL-32/M7CL-48
If the check result is NG
NG: TxBusy! Can't continue
1: CPU Interface (Data bus) ---
NG! ICxxx(x) TxBusy Error
2: CPU Interface (Data bus) ---
NG: ICxxx(x) 0000 XXXX 0000 ---
A: SIO Connection
AutoNext OK!
A: SIO Connection
ok!
OkData
TxData
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
OK
LSB
131

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

M7cl-48

Table of Contents