Onkyo TX-SA806 Service Manual page 99

Av receiver
Hide thumbs Also See for TX-SA806:
Table of Contents

Advertisement

IC BLOCK DIAGRAMS AND TERMINAL DESCRIPTIONS -42
Q8200: FLI30336 (Video Processor, TORINO)
PIN CONFIGURATION
1
2
3
MSTR1_
MSTR1_
A
N/C
SCL
SDM
OCM_
OCM_
B
BDATA0
UDO_1
UDI_1
C
BDATA3
BDATA2
BDATA1
D
BDATA5
BDATA4
BDATA6
E
BDATA8
BDATA7
BDATA9
F
BDATA11
BDATA10
BDATA12
G
BDATA14
BDATA13
BDATA15
BDATA18
BDATA17
H
BDATA16
J
BDATA21
BDATA20
BDATA19
K
BHREF_DE
BDATA23
BDATA22
IPCLK3
BVS
BHS
L
DIP_
DIP_EXT_
DIP_EXT_
M
CLEAN_
CLAMP
COAST
HS_OUT
DIP_RAW_
IPCLK0
N
DIP_AODD DIP_BODD
HS_CS
P
ADATA2
ADATA1
ADATA0
R
ADATA5
ADATA4
ADATA6
T
ADATA10
ADATA9
ADATA8
ADATA7
U
ADATA14
ADATA13
ADATA12
V
ADATA18
ADATA15
ADATA17
ADATA16
W
ADATA20
ADATA22
ADATA21
AHREF_
AVS
AHS
ADATA23
Y
DE
DGND_
DGND_
AA
N/C
ADC
ADC
AGND_
SV1P
AB
A1P
ADC
AGND_
C1P
B1P
AC
ADC
AGND_
ADC1_3.3 ADC1_3.3 ADC1_3.3
AD
AN
ADC
AGND_
SV2P
B2P
AE
ADC
BN
A2P
C2P
AF
1
2
3
4
5
6
7
8
9
10
FSDATA1
FSDATA3
FSDQM0
FSDATA5
FSDATA7
FSDATA9 FSDATA11
FSDATA0
FSDATA11
FSDATA2
FSDQS0
FSDATA4
FSDATA6
FSDATA8
FSCKE
FSCLKN
FSADDR8 FSADDR7 FSADDR6
FSVREF
FSADDR5 FSADDR12 FSADDR9 FSADDR4 FSADDR11 FSADDR3 FSADDR2
FSVREF
DDR_2.5
FSCLKP
DDR_2.5
DDR_2.5
DDR_2.5
DDR_2.5
VSS
I/O_3.3
I/O_3.3
I/O_3.3
I/O_3.3
I/O_3.3
I/O_3.3
CORE_1.8 CORE_1.8
I/O_3.3
D_GND
CORE_1.8
D_GND
IPCLK2
D_GND
IPCLK1
D_GND
ADATA3
D_GND
D_GND
CORE_1.8
ADATA11
CORE_1.8 CORE_1.8
ADATA19
DGND_
ADC
ADC_1.8
AGND_
AGND_
LBADC_
ADC_1.8
ADC_1.8
VOUT2
LBADC_33
ADC
ADC
IN4
LBADC_
AGND_
LBADC_
ADC2_3.3 ADC2_3.3
RESETTn
RETURN
ADC
IN3
AGND_
AGND_
LBADC_
SV3P
B3P
B4P
SV4P
ADC
ADC
IN2
LBADC_
A3P
C3P
CN
A4P
C4P
DVN
IN1
4
5
6
7
8
9
10
11
12
13
14
15
16
17
VDDA18_
FSDQM1
FSDATA13
FSDATA15
FSDATA17 FSDATA19
FSDQS2
FSDATA21
DLL
VSSA18_
FSDQS1
FSDATA12
FSDATA14
FSDATA16
FSDATA18
FSDQM2
FSDATA20
DLL
FSADDR1 FSADDR0
DDR_2.5
DDR_2.5
DDR_2.5
DDR_2.5
DDR_2.5
FSADDR10
DDR_2.5
D_GND
D_GND
D_GND
D_GND
CORE_1.8 CORE_1.8
D_GND
D_GND
D_GND
D_GND
CORE_1.8
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
D_GND
CORE_1.8
CORE_1.8
D_GND
D_GND
D_GND
D_GND
CORE_1.8 CORE_1.8
LBADC_
AVS_IN_
EXT_OSD_
OCMADDR
OCMADDR
I/O_3.3
I/O_3.3
GND
DATA
HS
18
11
AVS_IN_
AVS_OUT_
OCMADDR
OCMADDR
OCMADDR
OCMADDR
EXT_OSD_
WORD_
VS
DATA
19
15
12
8
SEL
AVS_OUT_
AVS_OUT_
LBADC_
AIP_RAW_
OCMADDR
OCMADDR
OCMADDR
OCMADDR
WORD_
SCL
IN6
VS
20
16
13
9
SEL0
AVS_OSD_
LBADC_
AIP_RAW_
AVS_IN_
OCMADDR
OCMADDR
OCMADDR
OCMADDR
HS_CS
CLK
SCL
IN5
21
17
14
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
FSDATA23
FSDATA25 FSDATA27
FSDQS3
FSDATA29 FSDATA31
FSDATA22
FSDATA24
FSDATA26
FSDQM3
FSDATA28 FSDATA30
FSVREF
FSBKSEL1 FSBKSEL0
FSCS1
FSWE
FSRAS
RPLL_18
FSVREF
DDR_2.5
DDR_2.5
FSCS0
DDR_2.5
DDR_2.5
FSCAS
VSS
CH0P_LV_
CH0P_LV_
O/PD22
O/PD23
CH2P_LV_
CH2N_LV_
CH1P_LV_
O/PD19
O/PD20
O/PD18
CH3N_LV_
CLKP_LV_
CH3P_LV_
O/PD15
O/PD16
O/PD14
LVDS_PLL_
LVDS_PLL_
GND
3.3
CH4N_LV_
CH4P_LV_
O/PD13
O/PD12
CH1P_LV_
CH1N_LV_
CH0P_LV_
E/PD8
E/PD9
E/PD10
CLKN_LV_
CLKP_LV_
CH2P_LV_
E/PD4
E/PD5
E/PD6
LVDS_
I/O_3.3
GND
CH4P_LV_
CH4N_LV_
CH3P_LV_
E/PD2
E/PD0
E/PD1
I/O_3.3
DCLK
GPIO_45/
GPIO_46/
GPIO_47/
JTAG_BS_
JTAG_BS_
JTAG_BS_
TDI
RST
TCK
GPIO_42/
GPIO_43/
I/O_3.3
JTAG_BS_
JTAG_BS_
TMS
TDO
PWM1
PWM2
SLAVE_
I/O_3.3
PWM0
SDA
OCM_
OCM_INT1
TIMER1
OCM_INT2
I/O_3.3
MSTR0_
MSTR0_
SDA
SCL
MSTR2_
I/O_3.3
IR0
SDA
OCMADDR
JTAG_BS_
OCMDATA
OCMDATA
OCM_
I/O_3.3
I/O_3.3
EN
13
6
4
CS2n
OCMADDR
OCMADDR
OCMDATA
OCMDATA
OCMDATA
ROM_
5
1
14
10
7
CSn
OCMADDR
OCMADDR
OCMDATA
OCMDATA
OCMDATA
OCMDATA
OCMDATA
6
2
15
11
8
2
1
OCMADDR
OCMADDR
OCMADDR
OCMDATA
OCMDATA
OCMDATA
OCMDATA
7
3
0
12
9
5
4
18
19
20
21
22
23
24
TX-SR806/SA806
25
26
RPLL_
RPLL_
A
AGND
AGND
RPLL_
B
XTAL
DGND
C
TCLK
D
N/C
RPLL_33
LVDS_
LVDS_3.3
E
GND
CH1N_LV_
F
O/PD21
CLKN_LV_
G
O/PD17
LVDS_
H
LVDS_3.3
GND
LVDS_
J
LVDS_3.3
GND
CH0N_LV_
K
E/PD11
CH2N_LV_
L
E/PD7
LVDS_
LVDS_3.3
M
GND
CH3N_LV_
N
E/PD3
P
DHS
DEN
R
DVS
T
GPIO_44
U
PPWR
PBIAS
SLAVE_
V
SCL
OCM_
OCM_
W
UDI_0
UDO_0
VGA1_
VGA1_
Y
SDA
SCL
VGA0_
VGA0_
AA
SDA
SCL
MSTR2_
AB
SCL
OCM_
OCM_
AC
REn
WEn
OCM_
OCM_
AD
CS0n
CS1n
OCMDATA
AE
0
OCMDATA
AF
3
25
26

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Tx-sr806

Table of Contents