Table of Contents
Advertisement
6.1 Introduction......................................................................................................................... 6-1
6.2 Diagnostic Monitor............................................................................................................. 6-1
6.2.1
Monitor Start-Up ...................................................................................................... 6-1
6.2.2
Command Entry and Directories.............................................................................. 6-1
6.2.3
Help (HE) ................................................................................................................. 6-2
6.2.4
Self Test (ST) ........................................................................................................... 6-2
6.2.5
Switch Directories (SD) ........................................................................................... 6-2
6.2.6
Loop-On-Error Mode (LE)....................................................................................... 6-2
6.2.7
Stop-On-Error Mode (SE) ........................................................................................ 6-3
6.2.8
Loop-Continue Mode (LC)....................................................................................... 6-3
6.2.9
Non-Verbose Mode (NV)......................................................................................... 6-3
6.2.10 Display Error Counters (DE).................................................................................... 6-3
6.2.11 Clear (Zero) Error Counters (ZE)............................................................................. 6-3
6.2.12 Display Pass Count (DP).......................................................................................... 6-3
6.2.13 Zero Pass Count (ZP) ............................................................................................... 6-4
6.3 Utilities ............................................................................................................................... 6-4
6.3.1
Write Loop ............................................................................................................... 6-4
6.3.2
Read Loop ................................................................................................................ 6-5
6.3.3
Write/Read Loop ...................................................................................................... 6-5
6.4 CPU Tests For The MCU (CPU)........................................................................................ 6-6
6.4.1
Register Test (CPU A) ............................................................................................. 6-7
6.4.2
Instruction Test (CPU B).......................................................................................... 6-8
6.4.3
Address Mode Test (CPU C).................................................................................... 6-9
6.4.4
Exception Processing Test (CPU D) ...................................................................... 6-10
6.5 Memory Tests (MT).......................................................................................................... 6-11
6.5.1
Set Function Code (MT A)..................................................................................... 6-13
6.5.2
Set Start Address (MT B)....................................................................................... 6-14
6.5.3
Set Stop Address (MT C) ....................................................................................... 6-15
6.5.4
Set Bus Data Width (MT D)................................................................................... 6-16
6.5.5
March Address Test (MT E)................................................................................... 6-17
6.5.6
Walk a Bit Test (MT F).......................................................................................... 6-18
6.5.7
Refresh Test (MT G) .............................................................................................. 6-19
6.5.8
Random Byte Test (MT H)..................................................................................... 6-20
6.5.9
Program Test (MT I) .............................................................................................. 6-21
6.5.10 Test and Set Test (MT J) ........................................................................................ 6-22
6.6 Bus Error Test (BERR)..................................................................................................... 6-23
M68CPU32BUG/D REV 1
TABLE OF CONTENTS
iv
Advertisement
Table of Contents
