Bcc Rev. B Chip Selection Summary; C-4. Rev. B Chip Selection Summary - Motorola M68CPU32BUG User Manual

Debug monitor
Table of Contents

Advertisement

C.6 BCC REV. B CHIP SELECTION SUMMARY
Table C-4 covers Rev. B of the M68332BCC Business Card Computer and M68332PFB
Platform Board.
Signal
Board/Chip
CSBOOT
BCC U4
CS0
BCC U3
CS1
BCC U2
CS2
BCC U2/U3
CS3
<unused>
CS4
PFB
CS5
PFB U5
CS6
PFB U2
CS7
PFB U4
CS8
PFB U1/U3
CS9
PFB U1
CS10
PFB U3
U1/U3 = 120 nsec RAM with fast termination.
U2/U4 = 250 nsec EPROM (or jumper selectable as RAM).
M68CPU32BUG REV 1
Table C-4. Rev. B Chip Selection Summary
CPU32Bug EPROM
write enable for MSB=UPPER=EVEN
write enable for LSB=LOWER=ODD
read enable for MSB/LSB=BOTH
ABORT pushbutton autovector
chip enable for MC68881/882. cut/-jump U5-J3 from
CS2 to CS5 required.
read enable for LSB=LOWER=ODD
read enable for MSB=UPPER=EVEN
read enable for MSB/LSB=BOTH
write enable for LSB=LOWER=ODD
write enable for MSB=UPPER=EVEN
NOTE
C-16
Description
USER CUSTOMIZATION
Memory Type
RAM
RAM
RAMS
RAM/EPROM
RAM/EPROM
RAMS
RAM
RAM

Advertisement

Table of Contents
loading

Table of Contents