Cypress Semiconductor CY7C1516KV18 Specification Sheet

Features
72-Mbit Density (8M x 8, 8M x 9, 4M x 18, 2M x 36)
■
333 MHz Clock for High Bandwidth
■
2-word Burst for reducing Address Bus Frequency
■
Double Data Rate (DDR) Interfaces
■
(data transferred at 666 MHz) at 333 MHz
Two Input Clocks (K and K) for precise DDR Timing
■
SRAM uses rising edges only
❐
Two Input Clocks for Output Data (C and C) to minimize Clock
■
Skew and Flight Time mismatches
Echo Clocks (CQ and CQ) simplify Data Capture in High Speed
■
Systems
Synchronous Internally Self-timed Writes
■
DDR-II operates with 1.5 Cycle Read Latency when DOFF is
■
asserted HIGH
Operates similar to DDR-I Device with 1 Cycle Read Latency
■
when DOFF is asserted LOW
1.8V Core Power Supply with HSTL Inputs and Outputs
■
Variable Drive HSTL Output Buffers
■
Expanded HSTL Output Voltage (1.4V–V
■
Supports both 1.5V and 1.8V IO supply
❐
Available in 165-Ball FBGA Package (13 x 15 x 1.4 mm)
■
Offered in both Pb-free and non Pb-free Packages
■
JTAG 1149.1 compatible Test Access Port
■
Phase Locked Loop (PLL) for Accurate Data Placement
■
Configurations
CY7C1516KV18 – 8M x 8
CY7C1527KV18 – 8M x 9
CY7C1518KV18 – 4M x 18
CY7C1520KV18 – 2M x 36
Table 1. Selection Guide
Description
Maximum Operating Frequency
Maximum Operating Current
Cypress Semiconductor Corporation
Document Number: 001-00437 Rev. *E
)
DD
333 MHz 300 MHz
333 300
x8 510 480
x9 510 480
x18 520 490
x36 640 600
• 198 Champion Court
CY7C1516KV18, CY7C1527KV18
CY7C1518KV18, CY7C1520KV18
72-Mbit DDR-II SRAM 2-Word
Burst Architecture

Functional Description

The CY7C1516KV18, CY7C1527KV18, CY7C1518KV18, and
CY7C1520KV18 are 1.8V Synchronous Pipelined SRAM
equipped with DDR-II architecture. The DDR-II consists of an
SRAM core with advanced synchronous peripheral circuitry and
a 1-bit burst counter. Addresses for read and write are latched
on alternate rising edges of the input (K) clock. Write data is
registered on the rising edges of both K and K. Read data is
driven on the rising edges of C and C if provided, or on the rising
edge of K and K if C/C are not provided. Each address location
is associated with two 8-bit words in the case of CY7C1516KV18
and two 9-bit words in the case of CY7C1527KV18 that burst
sequentially into or out of the device. The burst counter always
starts with a "0" internally in the case of CY7C1516KV18 and
CY7C1527KV18. On CY7C1518KV18 and CY7C1520KV18, the
burst counter takes in the least significant bit of the external
address and bursts two 18-bit words in the case of
CY7C1518KV18 and two 36-bit words in the case of
CY7C1520KV18 sequentially into or out of the device.
Asynchronous inputs include an output impedance matching
input (ZQ). Synchronous data outputs (Q, sharing the same
physical pins as the data inputs D) are tightly matched to the two
output echo clocks CQ/CQ, eliminating the need for separately
capturing data from each individual DDR SRAM in the system
design. Output data clocks (C/C) enable maximum system
clocking and data synchronization flexibility.
All synchronous inputs pass through input registers controlled by
the K or K input clocks. All data outputs pass through output
registers controlled by the C or C (or K or K in a single clock
domain) input clocks. Writes are conducted with on-chip
synchronous self-timed write circuitry.
250 MHz 200 MHz
250 200
420 370
420 370
430 380
530 450
,
• San Jose CA 95134-1709
167 MHz Unit
167 MHz
340 mA
340
340
400
• 408-943-2600
Revised March 30, 2009
[+] Feedback