Cypress Semiconductor CY7C1006D Specification Sheet

1-mbit (256k x 4) static ram

Advertisement

Quick Links

Features
• Pin- and function-compatible with CY7C106B/CY7C1006B
• High speed
— t
= 10 ns
AA
• Low active power
— I
= 80 mA @ 10 ns
CC
• Low CMOS standby power
— I
= 3.0 mA
SB2
• 2.0V Data Retention
• Automatic power-down when deselected
• CMOS for optimum speed/power
• TTL-compatible inputs and outputs
• CY7C106D available in Pb-free 28-pin 400-Mil wide Molded
SOJ package. CY7C1006D available in Pb-free 28-pin
300-Mil wide Molded SOJ package
Logic Block Diagram
CE
WE
OE
Note
1. For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com.
Cypress Semiconductor Corporation
Document #: 38-05459 Rev. *E
INPUT BUFFER
A 1
A 2
A 3
256K x 4
A 4
A 5
A 6
ARRAY
A 7
A 8
A 9
COLUMN DECODER
198 Champion Court
1-Mbit (256K x 4) Static RAM
Functional Description
The CY7C106D and CY7C1006D are high-performance
CMOS static RAMs organized as 262,144 words by 4 bits.
Easy memory expansion is provided by an active LOW Chip
Enable (CE), an active LOW Output Enable (OE), and tri-state
drivers. These devices have an automatic power-down feature
that reduces power consumption by more than 65% when the
devices are deselected. The four input and output pins (IO
through IO
) are placed in a high-impedance state when:
3
• Deselected (CE HIGH)
• Outputs are disabled (OE HIGH)
• When the write operation is active (CE and WE LOW)
Write to the device by taking Chip Enable (CE) and Write
Enable (WE) inputs LOW. Data on the four IO pins (IO
through IO
) is then written into the location specified on the
3
address pins (A
through A
0
17
Read from the device by taking Chip Enable (CE) and Output
Enable (OE) LOW while forcing Write Enable (WE) HIGH.
Under these conditions, the contents of the memory location
specified by the address pins appears on the four IO pins.
POWER
DOWN
,
San Jose
CA 95134-1709
CY7C106D
CY7C1006D
[1]
).
IO 0
IO 1
IO 2
IO 3
408-943-2600
Revised February 22, 2007
0
0
[+] Feedback

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the CY7C1006D and is the answer not in the manual?

Questions and answers

Summary of Contents for Cypress Semiconductor CY7C1006D

  • Page 1 • Automatic power-down when deselected • CMOS for optimum speed/power • TTL-compatible inputs and outputs • CY7C106D available in Pb-free 28-pin 400-Mil wide Molded SOJ package. CY7C1006D available in Pb-free 28-pin 300-Mil wide Molded SOJ package Logic Block Diagram Note 1.
  • Page 2: Pin Configuration

    Pin Configuration Selection Guide Maximum Access Time Maximum Operating Current Maximum Standby Current Note 2. NC pins are not connected on the die. Document #: 38-05459 Rev. *E Top View CY7C106D-10 CY7C1006D-10 CY7C106D CY7C1006D Unit Page 2 of 11 [+] Feedback...
  • Page 3: Maximum Ratings

    , f = f Max V , CE > V – 0.3V, > V – 0.3V or V < 0.3V, f=0 CY7C106D CY7C1006D ... –0.5V to V + 0.5V Ambient Speed Temperature 5V ± 0.5V –40°C to +85°C 10 ns...
  • Page 4: Thermal Resistance

    3.0V 30 pF* ≤ 3 ns Rise Time: High-Z characteristics: R1 480Ω OUTPUT 5 pF 255Ω INCLUDING JIG AND SCOPE CY7C106D CY7C1006D Unit 300-Mil 400-Mil Unit Wide SOJ Wide SOJ 59.16 58.76 °C/W 40.84 40.54 °C/W ALL INPUT PULSES ≤...
  • Page 5: Parameter Description

    , and t HZCE LZCE HZOE LZOE HZWE CY7C106D CY7C1006D 7C106D-10 7C1006D-10 Unit µs ” on page 4. Transition is measured when the outputs is less than t for any given device.
  • Page 6: Switching Waveforms

    DATA RETENTION MODE 4.5V > 2V [15, 16] DATA VALID > 50 µs or stable at V > 50 µs. to V CC(min) CC(min) CY7C106D CY7C1006D Unit – 0.3V, 4.5V DATA VALID HZOE HZCE HIGH IMPEDANCE Page 6 of 11 [+] Feedback...
  • Page 7 18. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state. 19. Data IO is high impedance if OE = V Document #: 38-05459 Rev. *E DATA VALID [18, 19] DATA VALID CY7C106D CY7C1006D Page 7 of 11 [+] Feedback...
  • Page 8: Truth Table

    High Z Data Out Data In High Z Ordering Information Speed (ns) Ordering Code CY7C106D-10VXI CY7C1006D-10VXI Please contact your local Cypress sales representative for availability of these parts. Document #: 38-05459 Rev. *E [12, 19] DATA VALID Mode Power-Down Read Write...
  • Page 9: Package Diagrams

    TYP. Document #: 38-05459 Rev. *E PIN 1 ID 0.291 0.330 0.300 0.350 OPTION 1 SEATING PLANE 0.120 0.140 0.004 0.025 MIN. CY7C106D CY7C1006D DETAIL EXTERNAL LEAD DESIGN 0.026 0.032 0.013 0.019 0.014 0.020 OPTION 2 0.007 0.013 0.262 0.272...
  • Page 10 Cypress against all charges. .435 .445 .395 .405 SEATING PLANE .128 .148 0.004 .025 MIN. CY7C106D CY7C1006D MIN. DIMENSIONS IN INCHES MAX. .007 .013 .360 51-85032-*B .380 Page 10 of 11 [+] Feedback...
  • Page 11 Document History Page Document Title: CY7C106D/CY7C1006D, 1-Mbit (256K x 4) Static RAM Document Number: 38-05459 Orig. of REV. ECN NO. Issue Date Change 201560 See ECN 233693 See ECN 262950 See ECN See ECN See ECN 560995 See ECN 802877 See ECN Document #: 38-05459 Rev.

This manual is also suitable for:

Cy7c106d

Table of Contents

Save PDF