Pin Definition - Advantech ROM-5722 User Manual

Nxp i.mx8m plus cortex-a53 smarc 2.1 computer-on-module
Table of Contents

Advertisement

3.1

Pin Definition

Table 3.1: P-Pin
P-Pin
SMARC 2.1.1
P1
SMB_ALERT#
P2
GND
P3
CSI1_CK+
P4
CSI1_CK-
P5
GBE1_SDP
P6
GBE0_SDP
P7
CSI1_RX0+
P8
CSI1_RX0-
P9
GND
P10
CSI1_RX1+
P11
CSI1_RX1-
P12
GND
P13
CSI1_RX2+
P14
CSI1_RX2-
P15
GND
P16
CSI1_RX3+
P17
CSI1_RX3-
P18
GND
P19
GBE0_MDI3-
P20
GBE0_MDI3+
P21
GBE0_LINK100#
P22
GBE0_LINK1000#
P23
GBE0_MDI2-
P24
GBE0_MDI2+
P25
GBE0_LINK_ACT#
P26
GBE0_MDI1-
P27
GBE0_MDI1+
P28
GBE0_CTREF
P29
GBE0_MDI0-
P30
GBE0_MDI0+
P31
SPI0_CS1#
P32
GND
P33
SDIO_WP
P34
SDIO_CMD
P35
SDIO_CD#
P36
SDIO_CK
P37
SDIO_PWR_EN
P38
GND
P39
SDIO_D0
P40
SDIO_D1
P41
SDIO_D2
P42
SDIO_D3
P43
SPI0_CS0#
ROM-5722 User Manual
i.MX 8M Plus
SMB_ALERT#
GND
MIPI_CSI1_CLK+
MIPI_CSI1_CLK-
GBE1_SDP
GBE0_SDP
MIPI_CSI1_D0+
MIPI_CSI1_D0-
GND
MIPI_CSI1_D1+
MIPI_CSI1_D1-
GND
MIPI_CSI1_D2+
MIPI_CSI1_D2-
GND
MIPI_CSI1_D3+
MIPI_CSI1_D3-
GND
GBE0_MDI3-
GBE0_MDI3+
GBE0_LED_10_100#
GBE0_LED_1000#
GBE0_MDI2-
GBE0_MDI2+
GBE0_LED_ACT#
GBE0_MDI1-
GBE0_MDI1+
N/A
GBE0_MDI0-
GBE0_MDI0+
ECSPI1_SS1#
GND
SD2_WP
SD2_CMD
SD2_CD#
SD2_CLK
SD2_RESET#
GND
SD2_DATA0
SD2_DATA1
SD2_DATA2
SD2_DATA3
ECSPI1_SS0#
8

Advertisement

Table of Contents
loading

Table of Contents