Page 3
Revision History Date Version Description 04/03/2018 1.04E Initial version Published. 06/25/2018 1.05E MG81 package info. Added. 09/13/2018 1.06E The pins distribution view and package outline of MG81added. LVDS pairs added in Table 2-1; 12/12/2018 1.07E Packages of the devices embedded with PSRAM added. ...
Contents Contents Contents ......................... i List of Figures ....................iii List of Tables ...................... iii 1 About This Guide ..................1 1.1 Purpose ..........................1 1.2 Related Documents ......................1 1.3 Abbreviations and Terminology ................... 1 1.4 Support and Feedback ....................... 2 2 Overview ......................
Page 5
Contents 3.3 View of GW1NR-4 Pins Distribution ................. 17 3.3.1 View of MG81P Pins Distribution (PSRAM Embedded) ..........17 3.3.2 View of QN88P Pins Distribution (PSRAM Embedded) ..........18 3.3.3 View of QN88 Pins Distribution (SDRAM Embedded) ..........19 3.4 View of GW1NR-9 Pins Distribution ................. 20 3.4.1 View of QN88 Pins Distribution ..................
List of Figures List of Figures Figure 3-1 View of GW1NR-1 FN32G Pins Distribution (Top View) ..........9 Figure 3-2 View of GW1NR-1 EQ144G Pins Distribution (Top View) ..........10 Figure 3-3 View of GW1NR-1 LQ100G Pins Distribution (Top View) ..........11 Figure 3-4 View of GW1NR-1 QN32X Pins Distribution (Top View) ..........
1 About This Guide 1.1 Purpose About This Guide 1.1 Purpose This manual contains an introduction to the GW1NR series of FPGA products together with a definition of the pins, list of pin numbers, distribution of pins, and package diagrams. 1.2 Related Documents The latest user guidelines are available on the GOWIN website at www.gowinsemi.com:...
Full Name MBGA LQFP ELQFP 1.4 Support and Feedback Gowin Semiconductor provides customers with comprehensive technical support. If you have any questions, comments, or suggestions, please feel free to contact us directly using the information provided below. Website: www.gowinsemi.com E-mail: support@gowinsemi.com UG119-1.7.1E...
I/O compatibility and flexible usage. 2.1 PB-Free Package The GW1NR series of FPGA products are PB free in line with the EU ROHS environmental directives. The substances used in the GW1NR series of FPGA products are in full compliance with the IPC-1752 standards.
I/O. When mode [2:0] = 001, JTAGSEL_N and the four JTAG pins (TCK, TDI, TDO, and TMS) can be used as GPIO simultaneously, and the Max. user I/O plus one. 2.3 Power Pin Table 2-2 Other Pins in the GW1NR Series VCCIO0 VCCIO1 VCCIO2...
2 Overview 2.4 Pin Quantity GW1NR-1 Pin Type FN32G EQ144G LQ100G QN32X QN48X JTAGSEL_N Note! Quantity of single end/ differential/LVDS I/O include CLK pins, and download pins. The JTAGSEL_N and JTAG pins cannot be used as I/O simultaneously. The ...
2 Overview 2.4 Pin Quantity GW1NR-4 Pin Type MG81P QN88P VCCIO2 VCCIO3 VCCX/VCCIO0 MODE0 MODE1 MODE2 JTAGSEL_N Note! Quantity of single end/ differential/LVDS I/O include CLK pins, and download pins. The JTAGSEL_N and JTAG pins cannot be used as I/O simultaneously. The ...
GW1NR-2 MG49P/MG49PG/MG49G includes seven I/O Banks. This manual provides an overview of the distribution view of the pins in the GW1NR series of FPGA products. Please refer to 3 View of Pin Distribution for further details. Different IO Banks in the GW1NR series FPGA products are marked with different colors.
3 View of Pin Distribution 3.1 View of GW1NR-1 Pins Distribution View of Pin Distribution 3.1 View of GW1NR-1 Pins Distribution 3.1.1 View of FN32G Pins Distribution Figure 3-1 View of GW1NR-1 FN32G Pins Distribution (Top View) Table 3-1 Other pins in GW1NR-1 FN32G VCCIO0/VCCIO1 VCCIO2 VCCIO3...
3 View of Pin Distribution 3.1 View of GW1NR-1 Pins Distribution 3.1.2 View of EQ144G Pins Distribution Figure 3-2 View of GW1NR-1 EQ144G Pins Distribution (Top View) Table 3-2 Other pins in GW1NR-1 EQ144G 1,36,73,108 VCCIO0 109,127 VCCIO1 77,91,103 VCCIO2 37,55 VCCIO3 5,19,31...
3 View of Pin Distribution 3.1 View of GW1NR-1 Pins Distribution 3.1.3 View of LQ100G Pins Distribution Figure 3-3 View of GW1NR-1 LQ100G Pins Distribution (Top View) Table 3-3 Other pins in GW1NR-1 LQ100G 1,25,51,75 VCCIO0 76,88 VCCIO1 54,63,71 VCCIO2 26,38 VCCIO3 4,13,21...
3 View of Pin Distribution 3.1 View of GW1NR-1 Pins Distribution 3.1.4 View of QN32X Pins Distribution Figure 3-4 View of GW1NR-1 QN32X Pins Distribution (Top View) Table 3-4 Other pins in GW1NR-1 QN32X 2,18 VCCIO0 VCCIO1 7,15 VCCIO2 VCCIO3 24,31 3,22 UG119-1.7.1E...
3 View of Pin Distribution 3.1 View of GW1NR-1 Pins Distribution 3.1.5 View of QN48X Pins Distribution Figure 3-5 View of GW1NR-1 QN48X Pins Distribution (Top View) Table 3-5 Other pins in GW1NR-1 QN48X 1,25 VCCIO0 VCCIO1 13,22 VCCIO2 VCCIO3 39,46 UG119-1.7.1E 13(47)
3 View of Pin Distribution 3.2 View of GW1NR-2 Pins Distribution 3.2 View of GW1NR-2 Pins Distribution 3.2.1 View of MG49P Pins Distribution (PSRAM Embedded) Figure 3-6 View of GW1NR-2 MG49P Pins Distribution (Top View, PSRAM Embedded) Table 3-6 Other pins in GW1NR-2 MG49P (PSRAM Embedded) VCCD VCCIOD VCCIO0...
3 View of Pin Distribution 3.2 View of GW1NR-2 Pins Distribution 3.2.2 View of MG49PG Pins Distribution (PSRAM and Flash Embedded) Figure 3-7 View of GW1NR-2 MG49PG Pins Distribution (Top View, PSRAM and Flash Embedded) Table 3-7 Other pins in GW1NR-2 MG49PG (PSRAM and Flash Embedded) VCCD VCCIOD VCCIO0...
3 View of Pin Distribution 3.2 View of GW1NR-2 Pins Distribution 3.2.3 View of MG49G Pins Distribution (Flash Embedded) Figure 3-8 View of GW1NR-2 MG49G Pins Distribution (Top View, Flash Embedded) Table 3-8 Other pins in GW1NR-2 MG49G (Flash Embedded) VCCD VCCIOD VCCIO0...
3 View of Pin Distribution 3.3 View of GW1NR-4 Pins Distribution 3.3 View of GW1NR-4 Pins Distribution 3.3.1 View of MG81P Pins Distribution (PSRAM Embedded) Figure 3-9 View of GW1NR-4 MG81P Pins Distribution (Top View, PSRAM Embedded) Table 3-9 Other pins in GW1NR-4 MG81P (PSRAM Embedded) A2, A8, J2 VCCX VCCIO0...
3 View of Pin Distribution 3.3 View of GW1NR-4 Pins Distribution 3.3.2 View of QN88P Pins Distribution (PSRAM Embedded) Figure 3-10 View of GW1NR-4 QN88P Pins Distribution (Top View, PSRAM Embedded) Table 3-10 Other pins in GW1NR-4 QN88P (PSRAM Embedded) 1, 22, 45, 66 VCCX/VCCIO0 64, 67, 78...
3 View of Pin Distribution 3.3 View of GW1NR-4 Pins Distribution 3.3.3 View of QN88 Pins Distribution (SDRAM Embedded) Figure 3-11 View of GW1NR-4 QN88 Pins Distribution (Top View, SDRAM Embedded) Table 3-11 Other pins in GW1NR-4 QN88 (SDRAM Embedded) 1, 22, 45, 66 VCCX/VCCIO0 64, 67, 78...
3 View of Pin Distribution 3.4 View of GW1NR-9 Pins Distribution 3.4 View of GW1NR-9 Pins Distribution 3.4.1 View of QN88 Pins Distribution Figure 3-12 View of GW1NR-9 QN88 Pins Distribution (Top View) Table 3-12 Other pins in GW1NR-9 QN88 1, 22, 45, 66 VCCX/VCCIO0 64, 67, 78...
3 View of Pin Distribution 3.4 View of GW1NR-9 Pins Distribution 3.4.2 View of QN88P Pins Distribution Figure 3-13 View of GW1NR-9 QN88P Pins Distribution (Top View) Table 3-13 Other pins in GW1NR-9 QN88P 1, 22, 45, 66 VCCX/VCCIO0 64, 67, 78 VCCIO1 VCCIO2 23, 44...
3 View of Pin Distribution 3.4 View of GW1NR-9 Pins Distribution 3.4.3 View of MG100P Pins Distribution Figure 3-14 View of GW1NR-9 MG100P Pins Distribution (Top View) Table 3-14 Other pins in GW1NR-9 MG100P A2,J2,A8 VCCIO0 VCCIO1 VCCIO2 VCCIO3 VCCX MODE A1,A9,J1,J9 UG119-1.7.1E...
3 View of Pin Distribution 3.4 View of GW1NR-9 Pins Distribution 3.4.4 View of MG100PF Pins Distribution Figure 3-15 View of GW1NR-9 MG100PF Pins Distribution (Top View) Table 3-15 Other pins in GW1NR-9 MG100PF A2,J2,A8 VCCIO0 VCCIO1 VCCIO2 VCCIO3 VCCX MODE A1,A9,J1,J9 UG119-1.7.1E...
3 View of Pin Distribution 3.4 View of GW1NR-9 Pins Distribution 3.4.5 View of LQ144P Pins Distribution Figure 3-16 View of GW1NR-9 LQ144P Pins Distribution (Top View) Table 3-16 Other pins in GW1NR-9 LQ144P 1, 36, 73, 108 VCCIO0 109, 127 VCCIO1 91, 103 VCCIO2...
3 View of Pin Distribution 3.4 View of GW1NR-9 Pins Distribution 3.4.6 View of MG100PA Pins Distribution Figure 3-17 View of GW1NR-9 MG100PA Pins Distribution (Top View) Table 3-17 Other pins in GW1NR-9 MG100PA A2,J2,A8 VCCIO0 VCCIO1 VCCIO2 VCCIO3 VCCX MODE A1,A9,J1,J9 UG119-1.7.1E...
3 View of Pin Distribution 3.4 View of GW1NR-9 Pins Distribution 3.4.7 View of MG100PS Pins Distribution Figure 3-18 View of GW1NR-9 MG100PS Pins Distribution (Top View) Table 3-18 Other pins in GW1NR-9 MG100PS A2,A8,J2 VCCIO0 VCCIO1 VCCIO2 VCCIO3 VCCX MODE A1,A9,J1,J9 UG119-1.7.1E...
3 View of Pin Distribution 3.4 View of GW1NR-9 Pins Distribution 3.4.8 View of MG100PT Pins Distribution Figure 3-19 View of GW1NR-9 MG100PT Pins Distribution (Top View) Table 3-19 Other pins in GW1NR-9 MG100PT A2,A8,J2 VCCIO0 VCCIO1 VCCIO2 VCCIO3 VCCX MODE A1,A9,J1,J9 UG119-1.7.1E...
4 Package Diagrams Package Diagrams 4.1 QN88/QN88P Package Outline (10mm x 10mm) Figure 4-1 Package Outline QN88/QN88P 注! For GW1NR-LV4QN88, GW1NR-UV4QN88, and GW1NR-LV9QN88, the value of A(NOM) is 0.85mm. For GW1NR-LV4QN88P, GW1NR-UV4QN88P, GW1NR-LV9QN88P, and GW1NR-UV9QN88P, the value of A(NOM) is 0.75mm. UG119-1.7.1E 28(47)
Need help?
Do you have a question about the GW1NR Series and is the answer not in the manual?
Questions and answers