Table of Contents

Advertisement

Quick Links

GW1NR series of FPGA products
Package & Pinout User Guide
UG119-1.5E, 02/02/2021

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the GW1NR Series and is the answer not in the manual?

Questions and answers

Summary of Contents for GOWIN GW1NR Series

  • Page 1 GW1NR series of FPGA products Package & Pinout User Guide UG119-1.5E, 02/02/2021...
  • Page 2 Copyright©2021 Guangdong Gowin Semiconductor Corporation. All Rights Reserved. No part of this document may be reproduced or transmitted in any form or by any denotes, electronic, mechanical, photocopying, recording or otherwise, without the prior written consent of GOWINSEMI. Disclaimer ®...
  • Page 3 Revision History Date Version Description 04/03/2018 1.04E Initial version Published. 06/25/2018 1.05E MG81 package info. Added. The pins distribution view and package outline of 09/13/2018 1.06E MG81added.  LVDS paris added in Table 2-1; 12/12/2018 1.07E  Packages of the devices embedded with PSRAM added. ...
  • Page 4: Table Of Contents

    Contents Contents Contents ......................... i List of Figures ....................iii List of Tables ...................... iv 1 About This Guide ..................1 1.1 Purpose ..........................1 1.2 Related Documents ......................1 1.3 Abbreviations and Terminology ................... 2 1.4 Support and Feedback ....................... 2 2 Overview ......................
  • Page 5 Contents 3.4 View of GW1NR-9 Pins Distribution ................. 20 3.4.1 View of QN88 Pins Distribution ..................20 3.4.2 View of QN88P Pins Distribution ................... 21 3.4.3 View of MG100P Pins Distribution ................. 22 3.4.4 View of MG100PF Pins Distribution ................23 3.4.5 View of LQ144P Pins Distribution ..................
  • Page 6: List Of Figures

    List of Figures List of Figures Figure 3-1 View of GW1NR-1 FN32G Pins Distribution (Top View) ..........13 Figure 3-2 View of GW1NR-2 MG49P Pins Distribution (Top View, PSRAM Embedded)....14 Figure 3-3 View of GW1NR-2 MG49PG Pins Distribution (Top View, PSRAM and Flash Embedded) 15 Figure 3-4 View of GW1NR-2 MG49G Pins Distribution (Top View, Flash Embedded) ....
  • Page 7 Table 2-6 Quantity of GW1NR-4 Pins (PSRAM embedded) .............. 7 Table 2-7 Quantity of GW1NR-9 Pins ....................8 Table 2-8 Definition of the Pins in the GW1NR series of FPGA products.......... 9 Table 3-1 Other pins in GW1NR-1 FN32G ..................13 Table 3-2 Other pins in GW1NR-2 MG49P (PSRAM Embedded) .............
  • Page 8: About This Guide

    1 About This Guide 1.1 Purpose About This Guide 1.1 Purpose This manual contains an introduction to the GW1NR series of FPGA products together with a definition of the pins, list of pin numbers, distribution of pins, and package diagrams. 1.2 Related Documents The latest user guidelines are available on the Gowin website at www.gowinsemi.com:...
  • Page 9: Abbreviations And Terminology

    MG100PS MBGA100PS LQ144 LQFP144 1.4 Support and Feedback Gowin Semiconductor provides customers with comprehensive technical support. If you have any questions, comments, or suggestions, please feel free to contact us directly using the information provided below. Website: www.gowinsemi.com E-mail: support@gowinsemi.com UG119-1.5E...
  • Page 10: Overview

    I/O compatibility and flexible usage. 2.1 PB-Free Package The GW1NR series of FPGA products are PB free in line with the EU ROHS environmental directives. The substances used in the GW1NR series of FPGA products are in full compliance with the IPC-1752 standards.
  • Page 11: Power Pin

    I/O. When mode [2:0] = 001, JTAGSEL_N and the four JTAG pins (TCK, TDI, TDO, and TMS) can be used as GPIO simultaneously, and the Max. user I/O plus one. 2.3 Power Pin Table 2-2 Other Pins in the GW1NR Series VCCO0 VCCO1 VCCO2...
  • Page 12: Quantity Of Gw1Nr-2 Pins

    2 Overview 2.4 Pin Quantity 2.4.2 Quantity of GW1NR-2 Pins Table 2-4 Quantity of GW1NR-2 Pins GW1NR-2 Pin Type MG49P MG49PG MG49G BANK0 14/7/4 14/7/4 14/7/4 BANK1 0/0/0 0/0/0 0/0/0 BANK2 8/4/2 8/4/2 8/4/2 Single end/Diff BANK3 4/2/1 4/2/1 4/2/1 erential BANK4 4/2/1...
  • Page 13: Quantity Of Gw1Nr-4 Pins

    2 Overview 2.4 Pin Quantity 2.4.3 Quantity of GW1NR-4 Pins Table 2-5 Quantity of GW1NR-4 Pins (SDRAM embedded) GW1NR-4 Pin Type QN88 BANK0 18/5/0 BANK1 15/6/2 I/O Single end/Differential pair BANK2 23/9/7 BANK3 12/4/2 Max. User I/O Differential Pair True LVDS output VCCX VCCO0 VCCO1...
  • Page 14: Table 2-6 Quantity Of Gw1Nr-4 Pins (Psram Embedded)

    2 Overview 2.4 Pin Quantity Table 2-6 Quantity of GW1NR-4 Pins (PSRAM embedded) GW1NR-4 Pin Type MG81P QN88P BANK0 13/6/0 18/5/0 I/O Single BANK1 17/3/0 15/6/2 end/Differential BANK2 21/10/10 23/9/7 pair/LVDS BANK3 17/2/0 12/4/2 Max. User I/O Differential Pair True LVDS output VCCX VCCO0 VCCO1...
  • Page 15: Quantity Of Gw1Nr-9 Pins

     [3]Pin multiplexing. 2.5 Pin Definitions The location of the pins in the GW1NR series of FPGA products varies according to the different packages. Table 2-8 provides a detailed overview of user I/O, multi-function pins, dedicated pins, and other pins.
  • Page 16: Table 2-8 Definition Of The Pins In The Gw1Nr Series Of Fpga Products

    2 Overview 2.5 Pin Definitions Table 2-8 Definition of the Pins in the GW1NR series of FPGA products Pin Name Description User I/O Pins [End] indicates the pin location, including L (left) R (right) B (bottom), and T (top) [Row/Column Number] indicates the pin Row/Column number.
  • Page 17 2 Overview 2.5 Pin Definitions Pin Name Description Serial clock input in JTAG mode, which needs to be connected with 4.7 K drop-down resistance on I, internal weak Serial data input in JTAG mode pull-up Serial data output in JTAG mode I, internal weak JTAGSEL_N Select signal in JTAG mode, active-low...
  • Page 18 2 Overview 2.5 Pin Definitions Pin Name Description Data channel 3 input pin for MIPI_DPHY_RX, RX3P T(True) Differential comparison input pin of data channel 3 RX3N for MIPI_DPHY_RX, C(Comp) Reserved. Ground pins Power supply pins for internal core logic. Power supply pins for the I/O voltage of I/O VCCO# BANK#.
  • Page 19: Introduction To The I/O Bank

    GW1NR-2 MG49P/MG49PG/MG49G includes seven I/O Banks. This manual provides an overview of the distribution view of the pins in the GW1NR series of FPGA products. Please refer to 3 View of Pin Distribution for further details. Different IO Banks in the GW1NR series FPGA products are marked with different colors.
  • Page 20: View Of Pin Distribution

    3 View of Pin Distribution 3.1 View of GW1NR-1 Pins Distribution View of Pin Distribution 3.1 View of GW1NR-1 Pins Distribution Figure 3-1 View of GW1NR-1 FN32G Pins Distribution (Top View) Table 3-1 Other pins in GW1NR-1 FN32G VCCO0/VCCO1 VCCO2 VCCO3 UG119-1.5E 13(34)
  • Page 21: View Of Gw1Nr-2 Pins Distribution

    3 View of Pin Distribution 3.2 View of GW1NR-2 Pins Distribution 3.2 View of GW1NR-2 Pins Distribution 3.2.1 View of MG49P Pins Distribution (PSRAM Embedded) Figure 3-2 View of GW1NR-2 MG49P Pins Distribution (Top View, PSRAM Embedded) Table 3-2 Other pins in GW1NR-2 MG49P (PSRAM Embedded) VCCD VCCOD VCCO0...
  • Page 22: View Of Mg49Pg Pins Distribution (Psram And Flash Embedded)

    3 View of Pin Distribution 3.2 View of GW1NR-2 Pins Distribution 3.2.2 View of MG49PG Pins Distribution (PSRAM and Flash Embedded) Figure 3-3 View of GW1NR-2 MG49PG Pins Distribution (Top View, PSRAM and Flash Embedded) Table 3-3 Other pins in GW1NR-2 MG49PG (PSRAM and Flash Embedded) VCCD VCCOD VCCO0...
  • Page 23: View Of Mg49G Pins Distribution (Flash Embedded)

    3 View of Pin Distribution 3.2 View of GW1NR-2 Pins Distribution 3.2.3 View of MG49G Pins Distribution (Flash Embedded) Figure 3-4 View of GW1NR-2 MG49G Pins Distribution (Top View, Flash Embedded) Table 3-4 Other pins in GW1NR-2 MG49G (Flash Embedded) VCCD VCCOD VCCO0...
  • Page 24: View Of Gw1Nr-4 Pins Distribution

    3 View of Pin Distribution 3.3 View of GW1NR-4 Pins Distribution 3.3 View of GW1NR-4 Pins Distribution 3.3.1 View of MG81P Pins Distribution (PSRAM Embedded) Figure 3-5 View of GW1NR-4 MG81P Pins Distribution (Top View, PSRAM Embedded) Table 3-5 Other pins in GW1NR-4 MG81P (PSRAM Embedded) A2, A8, J2 VCCX VCCO0...
  • Page 25: View Of Qn88P Pins Distribution (Psram Embedded)

    3 View of Pin Distribution 3.3 View of GW1NR-4 Pins Distribution 3.3.2 View of QN88P Pins Distribution (PSRAM Embedded) Figure 3-6 View of GW1NR-4 QN88P Pins Distribution (Top View, PSRAM Embedded) Table 3-6 Other pins in GW1NR-4 QN88P (PSRAM Embedded) 1, 22, 45, 66 VCCX/VCCO0 64, 67, 78...
  • Page 26: View Of Qn88 Pins Distribution (Sdram Embedded)

    3 View of Pin Distribution 3.3 View of GW1NR-4 Pins Distribution 3.3.3 View of QN88 Pins Distribution (SDRAM Embedded) Figure 3-7 View of GW1NR-4 QN88 Pins Distribution (Top View, SDRAM Embedded) Table 3-7 Other pins in GW1NR-4 QN88 (SDRAM Embedded) 1, 22, 45, 66 VCCX/VCCO0 64, 67, 78...
  • Page 27: View Of Gw1Nr-9 Pins Distribution

    3 View of Pin Distribution 3.4 View of GW1NR-9 Pins Distribution 3.4 View of GW1NR-9 Pins Distribution 3.4.1 View of QN88 Pins Distribution Figure 3-8 View of GW1NR-9 QN88 Pins Distribution (Top View) Table 3-8 Other pins in GW1NR-9 QN88 1, 22, 45, 66 VCCX/VCCO0 64, 67, 78...
  • Page 28: View Of Qn88P Pins Distribution

    3 View of Pin Distribution 3.4 View of GW1NR-9 Pins Distribution 3.4.2 View of QN88P Pins Distribution Figure 3-9 View of GW1NR-9 QN88P Pins Distribution (Top View) Table 3-9 Other pins in GW1NR-9 QN88P 1, 22, 45, 66 VCCX/VCCO0 64, 67, 78 VCCO1 VCCO2 23, 44...
  • Page 29: View Of Mg100P Pins Distribution

    3 View of Pin Distribution 3.4 View of GW1NR-9 Pins Distribution 3.4.3 View of MG100P Pins Distribution Figure 3-10 View of GW1NR-9 MG100P Pins Distribution (Top View) Table 3-10 Other pins in GW1NR-9 MG100P A2,J2,A8 VCCO0 VCCO1 VCCO2 VCCO3 VCCX MODE A1,A9,J1,J9 UG119-1.5E...
  • Page 30: View Of Mg100Pf Pins Distribution

    3 View of Pin Distribution 3.4 View of GW1NR-9 Pins Distribution 3.4.4 View of MG100PF Pins Distribution Figure 3-11 View of GW1NR-9 MG100PF Pins Distribution (Top View) Table 3-11 Other pins in GW1NR-9 MG100PF A2,J2,A8 VCCO0 VCCO1 VCCO2 VCCO3 VCCX MODE A1,A9,J1,J9 UG119-1.5E...
  • Page 31: View Of Lq144P Pins Distribution

    3 View of Pin Distribution 3.4 View of GW1NR-9 Pins Distribution 3.4.5 View of LQ144P Pins Distribution Figure 3-12 View of GW1NR-9 LQ144P Pins Distribution (Top View) Table 3-12 Other pins in GW1NR-9 LQ144P 1, 36, 73, 108 VCCO0 109, 127 VCCO1 91, 103 VCCO2...
  • Page 32: View Of Mg100Pa Pins Distribution

    3 View of Pin Distribution 3.4 View of GW1NR-9 Pins Distribution 3.4.6 View of MG100PA Pins Distribution Figure 3-13 View of GW1NR-9 MG100PA Pins Distribution (Top View) Table 3-13 Other pins in GW1NR-9 MG100PA A2,J2,A8 VCCO0 VCCO1 VCCO2 VCCO3 VCCX MODE A1,A9,J1,J9 UG119-1.5E...
  • Page 33: View Of Mg100Ps Pins Distribution

    3 View of Pin Distribution 3.4 View of GW1NR-9 Pins Distribution 3.4.7 View of MG100PS Pins Distribution Figure 3-14 View of GW1NR-9 MG100PS Pins Distribution (Top View) Table 3-14 Other pins in GW1NR-9 MG100PS A2,A8,J2 VCCO0 VCCO1 VCCO2 VCCO3 VCCX MODE A1,A9,J1,J9 UG119-1.5E...
  • Page 34: View Of Mg100Pt Pins Distribution

    3 View of Pin Distribution 3.4 View of GW1NR-9 Pins Distribution 3.4.8 View of MG100PT Pins Distribution Figure 3-15 View of GW1NR-9 MG100PT Pins Distribution (Top View) Table 3-15 Other pins in GW1NR-9 MG100PT A2,A8,J2 VCCO0 VCCO1 VCCO2 VCCO3 VCCX MODE A1,A9,J1,J9 UG119-1.5E...
  • Page 35: Package Diagrams

    4 Package Diagrams Package Diagrams UG119-1.5E 28(34)
  • Page 36: Qn88/Qn88P Package Outline (10Mm X 10Mm)

    4 Package Diagrams 4.1 QN88/QN88P Package Outline (10mm x 10mm) 4.1 QN88/QN88P Package Outline (10mm x 10mm) Figure 4-1 Package Outline QN88/QN88P PIN 1(Laser Mark) EXPOSED PAD ZONE BOTTOM VIEW TOP VIEW MILLIMETER SYMBOL SIDE VIEW 0.75 0.80 0.70 0.85 0.90 0.80 0.90...
  • Page 37: Lq144/Lq144P Package Outline (20Mm X 20Mm)

    4 Package Diagrams 4.2 LQ144/LQ144P Package Outline (20mm x 20mm) 4.2 LQ144/LQ144P Package Outline (20mm x 20mm) Figure 4-2 Package Outline LQ144/LQ144P UG119-1.5E 30(34)
  • Page 38: Mg49P/ Mg49Pg/Mg49G Package Outline (3.8Mm X 3.8Mm)

    4.3 MG49P/ MG49PG/MG49G Package Outline (3.8mm 4 Package Diagrams x 3.8mm) 4.3 MG49P/ MG49PG/MG49G Package Outline (3.8mm x 3.8mm) Figure 4-3 Package Outline MG49P/ MG49PG/MG49G UG119-1.5E 31(34)
  • Page 39: Mg81P Package Outline (4.5Mm X 4.5Mm)

    4 Package Diagrams 4.4 MG81P Package Outline (4.5mm x 4.5mm) 4.4 MG81P Package Outline (4.5mm x 4.5mm) Figure 4-4 Package Outline MG81P UG119-1.5E 32(34)
  • Page 40: Mg100P/Mg100Pf/Mg100Pa/Mg100Pt Mg100Ps Package Outline (5Mm X 5Mm)

    4.5 MG100P/MG100PF/MG100PA/MG100PT MG100PS 4 Package Diagrams Package Outline (5mm x 5mm) 4.5 MG100P/MG100PF/MG100PA/MG100PT MG100PS Package Outline (5mm x 5mm) Figure 4-5 Package Outline MG100P/MG100PF/MG100PA/ MG100PT 100X UG119-1.5E 33(34)
  • Page 41: Fn32G Package Outline (4Mm X 4Mm)

    4 Package Diagrams 4.6 FN32G Package Outline (4mm x 4mm) 4.6 FN32G Package Outline (4mm x 4mm) Figure 4-6 Package Outline FN32G UG119-1.5E 34(34)

Table of Contents