Silicon Laboratories C8051F55 Series User Manual
  1. Manuals
  2. Brands
  3. Silicon Laboratories Manuals
  4. Microcontrollers
  5. C8051F55 Series
  6. User manual

Silicon Laboratories C8051F55 Series User Manual

Hide thumbs
Table of Contents

Advertisement

Quick Links

Download this manual
C 8 0 5 1 F 56 0 D
1. Relevant Devices
The C8051F560 Development Kit is intended as a development platform for the microcontrollers in the
C8051F55x/56x/57x MCU family.
The target board included in this kit is provided with a pre-soldered C8051F568 MCU (QFN40 package) and a
C8051F550 MCU (QFN24 package).
Code developed on the C8051F568 can be easily ported to the other members of this MCU family.
Refer to the C8051F55x/56x/57x data sheet for the differences between the members of this MCU family.
2. Kit Contents
The C8051F560 Development Kit contains the following items:
C8051F560 Target Board
C8051Fxxx Development Kit Quick-Start Guide
AC to DC Power Adapter
USB Debug Adapter
Two USB Cables
3. Hardware Setup
Refer to Figure 1 for a diagram of the hardware configuration.
1. Connect the USB Debug Adapter to the DEBUG A connector on the target board with the 10-pin ribbon cable.
2. Connect one end of the USB cable to the USB connector on the USB Debug Adapter.
3. Verify that shorting blocks are installed on the target board as shown in Figure 5 on page 7.
4. Connect the other end of the USB cable to a USB Port on the PC.
5. Connect the ac/dc power adapter to power jack P4 on the target board.
Rev. 0.2 6/15
E V E L O P M E N T
Figure 1. Hardware Setup using a USB Debug Adapter
Copyright © 2015 by Silicon Laboratories
C 8051F55x/56x/57 x
K
U
I T
S E R
'
G
S
U I D E
C8051F55x/56x/57x

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the C8051F55 Series and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Related Manuals for Silicon Laboratories C8051F55 Series

Summary of Contents for Silicon Laboratories C8051F55 Series

  • Page 1 4. Connect the other end of the USB cable to a USB Port on the PC. 5. Connect the ac/dc power adapter to power jack P4 on the target board. Figure 1. Hardware Setup using a USB Debug Adapter Rev. 0.2 6/15 Copyright © 2015 by Silicon Laboratories C8051F55x/56x/57x...

  • Page 2: Software Setup

    C8 051 F55x / 56x/ 57 x Notes: Use the Reset icon in the IDE to reset the target when connected during a debug session.  Remove power from the target board and the USB Debug Adapter before connecting or disconnecting the ...
  • Page 3 C8 05 1 F 5 5x /5 6x / 57 x development. Choosing parts and families in this step affects the displayed or filtered parts in the later device selection menus. Choose the C8051F55x/56x/57x family by checking the C8051F55x/56x/57x check box. Modify part selection time...

  • Page 4: Install Drivers

    C8 051 F55x / 56x/ 57 x 4.3. CP210x USB to UART VCP Driver Installation The Target Board includes a Silicon Labs CP210x USB-to-UART Bridge Controller. Device drivers for the CP210x need to be installed before the PC software can communicate with the MCU through the UART interface. 1.

  • Page 5: Target Board

    C8 05 1 F 5 5x /5 6x / 57 x 5. Target Board The C8051F560 Development Kit includes a target board with a C8051F568 (Side A) and C8051F550 (Side B) device pre-installed for evaluation and preliminary software development. Numerous input/output (I/O) connections are provided to facilitate prototyping using the target board.
  • Page 6 C8 051 F55x / 56x/ 57 x Figure 4. C8051F560 Target Board with Pin Numbers Rev. 0.2...
  • Page 7 C8 05 1 F 5 5x /5 6x / 57 x 5.1. Target Board Shorting Blocks: Factory Defaults The C8051F560 Target Board comes from the factory with pre-installed shorting blocks on many headers. Figure 5 shows the positions of the factory default shorting blocks. Figure 5.
  • Page 8 C8 051 F55x / 56x/ 57 x 5.2. Target Board Power Options and Current Measurement (J4, J6, J7, J24, P4, TB1) The MCUs on the C8051F560 Target Board are powered from a +5 V net. The +5 V net is connected to the headers J4 and J24 (Side A) and J6 (Side B).
  • Page 9 C8 05 1 F 5 5x /5 6x / 57 x 5.4. Switches and LEDs (J15, J19) Two push-button switches are provided on the target board for each MCU. Switch RESET_A is connected to the RST pin of the C8051F568. Switch RESET_B is connected to the RST pin of the C8051F550. Pressing RESET_A puts the C8051F568 device into its hardware-reset state, and similarly for RESET_B and the C8051F550 MCU.
  • Page 10 C8 051 F55x / 56x/ 57 x 5.6. Serial Interface (P5, J17) A USB-to-UART bridge circuit (U5) and USB connector (P5) are provided on the target board to facilitate serial connections to UART0 of the C8051F568 (Side A). The Silicon Labs CP2102 USB-to-UART bridge provides data connectivity between the C8051F568 and the PC via a USB port.
  • Page 11 C8 05 1 F 5 5x /5 6x / 57 x 5.8. LIN Interface and Network (J12, J17, J21, TB1) Both MCUs on the target board are connected to LIN transceivers through headers. These headers assume that the MCU’s crossbars are configured to put the LIN TX and RX pins on port pins P1.0 and P1.1 respectively. See the C8051F55x/56x/57x data sheet for crossbar configuration.
  • Page 12 C8 051 F55x / 56x/ 57 x 5.9. Port I/O Connectors (J0-J3 and J11, J13, J16) Each of the parallel ports of the C8051F568 (Side A) and C8051F550 (Side B) has its own 10-pin header connector. Each connector provides a pin for the corresponding port pins 0-7, +5 V VIO, and digital ground. The same pin-out is used for all of the port connectors.
  • Page 13 C8 05 1 F 5 5x /5 6x / 57 x 5.11. Expansion Connector (P1) The 96-pin expansion I/O connector P1 is used to connect daughter boards to the main target board. P1 provides access to many C8051F568 signal pins. Pins for VREGIN, VDD, VIO, and 3.3V are also available. See Table 10 for a complete list of pins available at P1.
  • Page 14 C8 051 F55x / 56x/ 57 x external memory interface. The output pins of the latch are connected to the 96-pin header and include an _L suffix in the pin name. 5.12. Potentiometer (J20) The C8051F568 (Side A) device has the option to connect port pin P1.2 to a 10K linear potentiometer (R27). The potentiometer is connected through the J20 header.
  • Page 15 C8 05 1 F 5 5x /5 6x / 57 x 5.16. Target Board Pin Assignment Summary Some GPIO pins of the C8051F568 MCU can have an alternate fixed function. For example, pin 38 on the C8051F568 MCU is designated P0.4, and can be used as a GPIO pin. Also, if the UART0 peripheral on the MCU is enabled using the crossbar registers, the TX signal is routed to this pin.
  • Page 16 C8 051 F55x / 56x/ 57 x Table 12. C8051F560 Target Board Pin Assignments and Headers (Continued) MCU Pin Name Pin# Primary Alternate Fixed Target Board Relevant Headers Function Function Function P3.1 P3.1 GPIO J3[2] P3.2 P3.2 GPIO J3[3] P3.3 P3.3 GPIO J3[4]...
  • Page 17 C8 05 1 F 5 5x /5 6x / 57 x 6. Schematics Rev. 0.2...
  • Page 18 C8 051 F55x / 56x/ 57 x Rev. 0.2...
  • Page 19 C8 05 1 F 5 5x /5 6x / 57 x Rev. 0.2...
  • Page 20 C8 051 F55x / 56x/ 57 x Rev. 0.2...

  • Page 21: Document Change List

    C8 05 1 F 5 5x /5 6x / 57 x OCUMENT HANGE Revision 0.1 to Revision 0.2 Updated 4. "Software Setup‚" on page 2. Rev. 0.2...

  • Page 22: Contact Information

    Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where per- sonal injury or death may occur.

This manual is also suitable for:

C8051f56 seriesC8051f57 seriesC8051f560C8051f550C8051f568

Table of Contents