Hdmi; Figure 7-7. Hdmi Connection Example - Nvidia Jetson TX2 NX Manual

Table of Contents

Advertisement

7.2.2

HDMI

A standard HDMI V2.0 interface is supported. These share the same set of interface pins, so
either DisplayPort or HDMI can be supported natively.
Figure 7-7.
HDMI Connection Example
Jetson
Tegra - HDMI
eDP
DPx_HPD
DP_AUX_CHx_HPD
DPx_AUX_P
DP_AUX_CHx_P
DPx_AUX_N
DP_AUX_CHx_N
HDMI_CEC
HDMI_CEC
HDMI / DP
DPx_TXD3_N
HDMI_DPx_TXDN3
DPx_TXD3_P
HDMI_DPx_TXDP3
DPx_TXD2_N
HDMI_DPx_TXDN2
DPx_TXD2_P
HDMI_DPx_TXDP2
DPx_TXD1_N
HDMI_DPx_TXDN1
DPx_TXD1_P
HDMI_DPx_TXDP1
DPx_TXD0_N
HDMI_DPx_TXDN0
DPx_TXD0_P
HDMI_DPx_TXDP0
Load Switch
VDD_3V3_SYS
IN
OUT
MOD_SLEEP*
EN
100kΩ
Notes:
1.
Level shifters required on DDC/HPD. NVIDIA
meet HDMI VIL/VIH requirements. HPD level shifter can be non-inverting or inverting. HPD level
shifter on the Jetson TX2 NX Developer Kit is inverting.
2.
If EMI/ESD devices are necessary, they must be tuned to minimize the impact to signal quality, which
must meet the timing and electrical requirements of the HDMI specification for the modes to be
supported. See requirements and recommendations in the related sections of Table 7-9.
3.
The DP1_TXx pads are native DP pads and require series AC capacitors (ACCAP) and pull-downs (RPD)
to be HDMI compliant. The 499Ω, 1% pull-downs must be disabled when Jetson TX2 NX is off or in
sleep mode to meet the HDMI VOFF requirement. The enable to the FET, enables the pull-downs when
the HDMI interface is to be used. Chokes between pull-downs and FET are optional improvements for
HDMI 2.0 operation.
4.
Series resistors RS are required. See the RS section of Table 7-9 for details.
5.
See reference design for CEC level shifting/blocking circuit.
NVIDIA Jetson TX2 NX
Load Switch
VDD_5V_IN
IN
EN
VDD_1V8
VDD_3V3_HDMI
0.1uF
0 / 1
88/96
Level Shifter
92/100
3.3V
5V
90/98
94
0.1uF
57/81
0.1uF
59/83
0.1uF
51/75
0.1uF
53/77
0.1uF
45/69
0.1uF
47/71
0.1uF
39/63
0.1uF
41/65
499Ω,1%
VDD_3V3_HDMI
FET
G
D
10kΩ
S
Tegra
®
VDD_5V0_HDMI_CON
OUT
Level Shifter
100kΩ
1.8V
5V
CEC Level
Shifter Circuit
(see note)
TPD4E 02B04 DQO R
X2 pads are not 5V tolerant and cannot directly
®
Display
HDMI
Type A
HP_DET
19
+5V
18
DDC/CEC_GND
17
SDA
16
SCL
15
RESERVED
14
CEC
13
R
CK–
S
12
R
CK_SHIELD
S
11
CK+
10
R
D0–
S
9
R
D0_SHIELD
S
8
D0+
7
R
D1–
S
6
R
D1_SHIELD
S
5
D1+
4
R
D2–
S
3
R
D2_SHIELD
S
2
D2+
See
1
Note 4
DG-10141-001_v1.1 | 38

Advertisement

Table of Contents
loading

Table of Contents