Summary of Contents for Nvidia Jetson AGX Orin Series
Page 1
Jetson AGX Orin Series Tuning and Compliance Guide Application Note DA-11040-001_v0.7 July 2022 PRELIMINARY INFORMATION...
Page 2
Document History DA-11040-001_v0.7 Version Date Description of Change July 29, 2022 Preliminary release PRELIMINARY INFORMATION Jetson AGX Orin Series Tuning and Compliance Guide DA-11040-001_v0.7 | ii...
REFCLK Measurement and Characterization ............... 16 REFCLK Measurement Probe Selection ................17 Single-Ended REFCLK AC Measurements................ 17 General Setup Considerations ..................18 Rise-Fall Matching ......................18 Vmax and Vmin........................ 19 PRELIMINARY INFORMATION Jetson AGX Orin Series Tuning and Compliance Guide DA-11040-001_v0.7 | iii...
Page 4
Abbreviations and Definitions ....................36 Required Equipment ........................37 Test Fixtures ........................... 37 Oscilloscope and Probes ......................37 Unigraf DPR-100 or UCD-400 ....................38 Software ..........................38 PRELIMINARY INFORMATION Jetson AGX Orin Series Tuning and Compliance Guide DA-11040-001_v0.7 | iv...
Page 5
Updating the Software ......................42 Final Check ..........................42 Ethernet Compliance Test Guide ................43 Required Equipment ........................43 Oscilloscope and Probes ......................44 Software ..........................44 Measurement ..........................44 PRELIMINARY INFORMATION Jetson AGX Orin Series Tuning and Compliance Guide DA-11040-001_v0.7 | v...
Page 6
Table 18. Embedded DisplayPort Configurations ..............40 Table 19. Orin SOR Registers ..................... 41 Table 20. Glossary and Acronyms....................43 Table 21. Orin RGMII Interface ....................43 PRELIMINARY INFORMATION Jetson AGX Orin Series Tuning and Compliance Guide DA-11040-001_v0.7 | vi...
Note: All occurrences of Orin module refer to Jetson AGX Orin series modules. NVIDIA typically uses Tektronix oscilloscopes for USB characterizations. The test procedures for Tektronix oscilloscopes are available from the USB-IF website.
Port 2: 0x03610484: T_XUSB_XHCI_OP_PORTPMSCHS_6 Port 3: 0x03610494: T_XUSB_XHCI_OP_PORTPMSCHS_7 Note: NVIDIA uses the equipment listed for this guide. Contact the vendor for compliance Oscilloscope and software. Test Mode Programming Sequence The programming sequence for enabling USB 2.0 test mode is as follows: Connect any USB device (see Note) to the port.
XUSB_PADCTL_USB2_OTG_PAD1_CTL_1_0 (Address 0x035200CC) for Port 1 XUSB_PADCTL_USB2_OTG_PAD2_CTL_1_0 (Address 0x0352010C) for Port 2 XUSB_PADCTL_USB2_OTG_PAD3_CTL_1_0 (Address 0x0352014C) for Port 3 RPD_CTRL 30:26 RPD_CTRL (15K host pull-down) TERM_RANGE_ADJ ATERM (high-speed termination control) PRELIMINARY INFORMATION Jetson AGX Orin Series Tuning and Compliance Guide DA-11040-001_v0.7 | 3...
28:23 HS_CURR_LEVEL for USB Port 3 USB_CALIB 22:17 HS_CURR_LEVEL for USB Port 2 USB_CALIB 16:11 HS_CURR_LEVEL for USB Port 1 USB_CALIB 10:7 TERM_RANGE_ADJ for all USB ports PRELIMINARY INFORMATION Jetson AGX Orin Series Tuning and Compliance Guide DA-11040-001_v0.7 | 4...
Table 2 directly should be enough to fulfill compliance requirements. It is possible to try to increase termination as a last resort. Note: Although it is possible to try to increase termination as a last resort, NVIDIA does not recommend adjusting termination values. NVIDIA cautions that if the TERM_RANGE_ADJ is adjusted, it may result in an impedance mismatch on the board and further attention might be needed.
Table 2. Software Verification NVIDIA strongly recommends a functional check. Connect the DUT to USB hosts and devices to perform a functional check. To check if software has implemented the tuned offset correctly, load new software with offset included into another DUT and make sure that: HS_CURR_LEVEL = USB_CALIB fuse + tuned offset steps.
Gen1 (5 Gb/s) and Gen2 (10 Gb/s) in host mode on the Jetson AGX Orin module. The Jetson AGX Orin module has been tested for specification compliance and has passed under worst case scenarios. NVIDIA expects that no tuning will be required if customers follow the routing guidelines published in the relevant design guides.
However, Bits[8:5] should be set to 0xA for compliance test mode, otherwise repeat Steps 1 through 7. Connect RX+/- to external Ping.LFPS (20 MHz frequency; two periods) signal generator. PRELIMINARY INFORMATION Jetson AGX Orin Series Tuning and Compliance Guide DA-11040-001_v0.7 | 8...
Gen1 and Gen2 RX testing, refer to the following: https://www.usb.org/document- library/usb-31-electrical-test-fixture-topology Start JTOL test after the controller is in loop-back or repeat Steps 1 through 5. Let the test complete. PRELIMINARY INFORMATION Jetson AGX Orin Series Tuning and Compliance Guide DA-11040-001_v0.7 | 9...
PCIe Compliance Testing Reference Jetson AGX Orin series modules (referred to as Orin module) include several high-speed UPHY interfaces supporting protocols such as USB-3, PCIe, and UFS. Interface lanes can flexibly be mapped to PADs to form a mix of different protocols.
Note that when the Orin module supplies REFCLK to a device and when device is tested with the Orin module removed, REFCLK must be injected and supplied to the device. For more REFCLK specifics, see “REFCLK Measurement and Characterization” section. PRELIMINARY INFORMATION Jetson AGX Orin Series Tuning and Compliance Guide DA-11040-001_v0.7 | 11...
Device Removed from PCB for Characterization Example Mid-Bus Probing Note that mid-bus probing is not used by NVIDIA for characterization. Customers may use access points for probes that may be Rx or Tx coupling caps. Proper access to traces at coupling caps with the least possible distortion is required.
Connect ATX power supply to connector Fix CBB in a stand or holder Use push button to issue pulse to step through presets. See the area circled in blue in Figure 2 PRELIMINARY INFORMATION Jetson AGX Orin Series Tuning and Compliance Guide DA-11040-001_v0.7 | 13...
Use of CBB as a Mode Pulse Generator Breakout Boards NVIDIA uses a proprietary purpose-built breakout board for differential measurement to tap into the solder pads of the devices taken off the board. It may also be used to inject the 100 MHz and 1 ms trigger pulse on Rx lanes to a DUT.
The DUT setup described here is based on the proprietary breakout board. The DUT setup described hereinafter assumes the use of this breakout board and is an example of how test PRELIMINARY INFORMATION Jetson AGX Orin Series Tuning and Compliance Guide DA-11040-001_v0.7 | 15...
Customers are required to provide their own solution. Breakout Boards Breakout board connections described here are for the NVIDIA proprietary solution. The following section describes how to connect the breakout board as a reference example: The breakout board has four solder tips to connect to the PCB opposite to SMA: ...
Tx compliance test. REFCLK Measurement Probe Selection For REFCLK standalone characterization NVIDIA recommends using high-impedance probes to replicate the open REFCLK termination with 2 pF termination against GND. For differential standalone measurements, 2x single ended active or a single differential active probe may be considered as best solution.
Write a script or MATLAB function to find the following number: The formula essentially means: (data1 - data2)/data1 * 100, when data1 > data2 (data2 – data1)/data2 * 100, when data2 > data1 PRELIMINARY INFORMATION Jetson AGX Orin Series Tuning and Compliance Guide DA-11040-001_v0.7 | 18...
Take more than 1,000 measurements. 0.3/time = V/ns. Use the min and max times for max and min edge rates respectively. See specification for edge rate. PRELIMINARY INFORMATION Jetson AGX Orin Series Tuning and Compliance Guide DA-11040-001_v0.7 | 19...
Else, if a pulse generator is used in place of CBB then connect the pulse generator to Rx lane-n. Figure 6 shows a common clock (CC) configuration. Figure 6. Orin Probing Diagram with PCIe Device Removed PRELIMINARY INFORMATION Jetson AGX Orin Series Tuning and Compliance Guide DA-11040-001_v0.7 | 21...
Gen1 to Gen 2-1). Make sure that the user interface numbers meet the following requirements: Gen1, 10E6 × 400.0 ps = 400.0 μs Gen2, 10E6 × 200.0 ps = 200.0 μs PRELIMINARY INFORMATION Jetson AGX Orin Series Tuning and Compliance Guide DA-11040-001_v0.7 | 22...
Capture the waveform corresponding to PCIe Gen4. For all Gen4 presets move to different PCIe preset by inserting trigger pulse on Rx line by pressing the CBB toggle button. From PRELIMINARY INFORMATION Jetson AGX Orin Series Tuning and Compliance Guide DA-11040-001_v0.7 | 23...
Configure and pick impairment signal Auto calibrate stress impairments Run BERT measurements Since Rx testing through BERT is an involved procedure, NVIDIA recommends following the respective user's guide of the test equipment provider for detailed steps through the Keysight N5991 PCIe Test Automation Software procedure.
Table 6 lists the abbreviations that may be used throughout this chapter and their definitions. Table 6. Abbreviations and Definitions Abbreviation Definition Compliance Test Specification Device Under Test Electromagnetic Interference PRELIMINARY INFORMATION Jetson AGX Orin Series Tuning and Compliance Guide DA-11040-001_v0.7 | 25...
The following subsections list some of the acceptable equipment that may be used. Note: The items highlighted with green in the following sections are the tools that NVIDIA used for validation and tuning. This guide will refer to those tools specifically for the rest of this chapter.
165 MHz, or sampling rate of at least 20 GS/s if the pixel clock is greater than 165 MHz. Table 8. Partial List of Acceptable Oscilloscopes for HDMI 1.4 Tuning Tektronix TDS6804B or better Agilent DSO80000B or better PRELIMINARY INFORMATION Jetson AGX Orin Series Tuning and Compliance Guide DA-11040-001_v0.7 | 27...
At least two probes are required for tuning. However, four probes are ideal. Untested lanes must be terminated appropriately. See the “DC Power Supply” section for details. PRELIMINARY INFORMATION Jetson AGX Orin Series Tuning and Compliance Guide DA-11040-001_v0.7 | 28...
N5380A Used with Agilent Agilent 1169A Table 12. Partial List of Acceptable Probes for HDMI 2.1 N7003A (probe Amp) Keysight 20GHz Keysight N544A (probe head) Tektronix P7625 25GHz PRELIMINARY INFORMATION Jetson AGX Orin Series Tuning and Compliance Guide DA-11040-001_v0.7 | 29...
This section describes the software used for HDMI tuning. Compliance Test Software NVIDIA recommends that the official compliance test software is used to ensure accurate results. Although manually measuring the signal may be as effective, it must ultimately pass with the compliance software at the compliance house.
This guide does not cover setup of HDMI at any specific resolution. Work with your software team and NVIDIA representative to prepare the DUT for testing. Following are the general steps to set up the HDMI connection.
Since HDMI clock has fewer transitions than data, its settings can be weaker than the data • lanes. This can save some power and lower possible noise or EMI. PRELIMINARY INFORMATION Jetson AGX Orin Series Tuning and Compliance Guide DA-11040-001_v0.7 | 32...
The stronger the termination, more current is needed and therefore a higher power • consumption. Fast rising and falling edges will contribute to increased EMI. • PRELIMINARY INFORMATION Jetson AGX Orin Series Tuning and Compliance Guide DA-11040-001_v0.7 | 33...
LANE2_DP_LANE0 07:00 Preshoot controls for Lane 2 LANE1_DP_LANE1 15:08 Preshoot controls for Lane 1 LANE0_DP_LANE2 23:16 Preshoot controls for Lane 0 LANE3_DP_LANE3 31:24 Preshoot controls for Clock PRELIMINARY INFORMATION Jetson AGX Orin Series Tuning and Compliance Guide DA-11040-001_v0.7 | 34...
Updating the Software After the tuned settings have been verified, they must be updated into the OS or the driver. Contact the appropriate software team, or your NVIDIA representative to update new tuned settings. The 480p settings apply to pixel clock resolutions ≤ 54 MHz ...
Table 16 lists the abbreviations that may be used throughout this chapter and their definitions. Table 16. Abbreviations and Definitions Abbreviation Definition Compliance Test Specification DisplayPort Device Under Test Embedded DisplayPort PRELIMINARY INFORMATION Jetson AGX Orin Series Tuning and Compliance Guide DA-11040-001_v0.7 | 36...
Test fixtures connect the probes to the outputs of the Serial Output Resource (SOR) of the DUT. NVIDIA recommends that a native fixture be selected and that no adapters be used between the DP connector and the DP test fixture, since adapters will heavily affect the signal integrity.
Software Only compliance test software should be used to guarantee an accurate result for compliance. The NVIDIA Orin DisplayPort driver supports AUX channel automation with the Unigraf DPR and UCD-400 to help make testing hands free. Only compliance test software should be used to guarantee an accurate result for compliance.
After calibration, initialize the compliance test software and configure it for all the modes supported by the DUT. Set up the compliance test software to run automation by choosing PRELIMINARY INFORMATION Jetson AGX Orin Series Tuning and Compliance Guide DA-11040-001_v0.7 | 39...
Table 18. Embedded DisplayPort Configurations Bit Rate Drive Level Pre-Emphasis Level Post Cursor2 Level 400 mV 0.0 dB 400 mV 0.0 dB HBR2 400 mV 0.0 dB PRELIMINARY INFORMATION Jetson AGX Orin Series Tuning and Compliance Guide DA-11040-001_v0.7 | 40...
1010 -> 100% Configure the TX Pull-up current sources pull-up current TX_PU 22:22 0x0 = Disable source separately for each link of 0x1 = Enable connected SOR. PRELIMINARY INFORMATION Jetson AGX Orin Series Tuning and Compliance Guide DA-11040-001_v0.7 | 41...
A visual check-out is recommended as well. Connect the DUT to a DP or eDP panel and visually verify that there is no corruption at any of the supported bitrates. PRELIMINARY INFORMATION Jetson AGX Orin Series Tuning and Compliance Guide DA-11040-001_v0.7 | 42...
Ethernet Compliance Test Guide This chapter describes the process and steps necessary to check the signal compliance of the RGMII interface of the Jetson AGX Orin series module. Table 20 lists the acronyms used in this document and their description.
Note: Ideally all Orin module RGMII transmitter signals should be examined. However, to save time and effort, only the clock (module RGMII_TXC, SoC GP147_RGMII0_TXC) and one data line (for example, module RGMII_TD0 – SoC GP148_RGMII0_TD0) may be monitored. PRELIMINARY INFORMATION Jetson AGX Orin Series Tuning and Compliance Guide DA-11040-001_v0.7 | 44...
Page 51
NVIDIA product and may result in additional or different conditions and/or requirements beyond those contained in this document. NVIDIA accepts no liability related to any default, damage, costs, or problem which may be based on or attributable to: (i) the use of the NVIDIA product in any manner that is contrary to this document or (ii) customer product designs.
Need help?
Do you have a question about the Jetson AGX Orin Series and is the answer not in the manual?
Questions and answers