Icom IP501M Service Manual page 34

Ip advanced radio system
Hide thumbs Also See for IP501M:
Table of Contents

Advertisement

MAIN-A UNIT
EN_A
J254
VDD3R6,VDD3R3_CPU
IC251,IC252,
D255~D258
Q253,Q256
SIM
ESD
CONNECTOR
PROTECT
SIM
SELECTOR
J253
SIM_SEL1,SIM_SEL2
D251~D254
SIM
ESD
CONNECTOR
PROTECT
SEL,PROG,FUNC,PSW
LCDCL,LCDDT,LCDCS,RSLCD,LCDSB
DLC_B,DLC_R,TLC,RLC,BLC,DTM1
VLA,VLB
VDD5,VDD3R3
IC502,
IC503
CLI,CLO
CLDI,CLDO
LEVEL
CONV
VDD5,VDD3R3,
VDD3R3_CPU
VDD3R3_CPU
IC241
MICDET,PTTDET
MCDET
COM
PARATOR
Q601,
BT_1.8V
Q603,
Q604
ALARM,BT_KENSA,YOBI3
ALARM,BT_KENSA,YOBI3
INVERTER
Q606
BT_RESET
INVERTER
VDD3R3_BT
YOBI2
Q602
VDD3R3_CPU
INVERTER
Q605
BTPTT
INVERTER
BTTXD,BTRXD
SDA1,SCL1,DOUT,DIN,
BCLK,WCLK,CODEC_RES,
CODEC_SWDN
CODEC_MCLKC
UART6_CTS,UART6_RTS,
UART6_TX,UART6_RX
EIOINT
SCL2_5,SDA2_5
VDD3R6
IC201
VDD3R3_CPU
LTE
MODULE
Q201,Q202
VDD5
SW
VDD3R3_CPU
Q207
LEVEL
CONV
JTAG
VDD3R3_CPU
J151
FWV
SWCLK,SWDIO,
UART1_RX,UART1_TX
IC108
HWR_RES
RESET
VLA,VLB
CLDI,CLDO
MICDET,PTTDET
EMSW
SPI
CPU
BT_RESET
64bit Micro-Processing Unit
Core Clock:384MHz
YOBI2
BTPTT
BTTXD,BTRXD
SDA1,SCL1,DOUT,DIN,
BCLK,WCLK,CODEC_RES,
CODEC_SWDN
CODEC_MCLKC
UART6_CTS,UART6_RTS,
UART6_TX,UART6_RX
IC101
EIOINT
SCL2_5,SDA2_5
CHASSIS-A UNIT
EXT GPS ANT
D204
W1
VDD3R3
J201
SMA
DC
ESD
VDD3R3_SPI
BIAS
PROTECT
DC POWERED
VDD3R3_RAM
VDD3R3_CPU
GPS ANNTENA
VDD3R3_PHY
EXT LTE ANT
W5
(1/2)
D202
J202
RP-SMA
VDD8
ESD
PROTECT
VDD8_M
LTE ANNTENA (SUB)
EXT LTE ANT
W5
D203
(2/2)
J203
RP-SMA
ESD
VDD5
PROTECT
LTE ANNTENA (MAIN)
VDD3R6
IC811,D811
Q203~Q206
3.3V
VDD3R3_CODEC
LEVEL
REG
CONV
IC871,D871
1.8V
VDD1R8_CODEC
REG
EN
IC604,D601
3.3V
VDD3R3_BT
VDD3R3_CPU
REG
BT_SW
PB_ENC,IGS,PS_HOLD
AD_DCIN
DC_EN
ETH_MDC,ETH_MDIO,
ETH_RXD0,ETH_RXD1,ETH_CRS_DV,
IC951
ETH_TXD0,ETH_TXD1,ETH_TX_EN
RMII Interface Clock:50MHz
VDD3R3_PHY
Q951
ETH_RESET
INVERTER
ETH_REF_CLK
VDD3R3_SPI
IC104
QSPI_BK1_IO0~QSPI_BK1_IO3,
QSPI_BK1_NCS,QSPI_CLK
FLASH
ROM
128Mbit
X101
VDD3R3_SPI
12MHz
IC106
EEPROM
1Mbit
SCL2,SDA2
SDRAM Data Bus width:16bit
SDRAM Clock:96MHz
9-2
IC802,D802
3.3V
DC/DC
DCDC_EN
IC803,
D803,D804
IC801,D801
8V
9V
VDD3R3_02
REG
DC/DC
DC_EN
VDD3R3_02
IC831,D831
IC855,Q921
5V
VCC
REG
DISCHARGE
IC853,IC854,
IC821,D821
Q855~Q857,D855
3.8V
VDD3R6
DC/DC
ENABLE CONTROL
Q801,Q802
IC468,IC469,IC471,
IC474,IC478~IC480,
SW
Q451,Q452,Q454~Q456,
Q459~Q461,
D451~D456,D459,
EP_CODEC
D470,D471
DCDC_EN
POWER ON
Q803,Q804
PB_ENC,IGS,PS_HOLD
CONTROL
SW
EP_BT
VDD3R3
IC901,
D902
AD_DCIN
BUFF
VDD3R3_PHY
VDD3R3_PHY_A
LPF
D951~D954
T951
ETHERNET
ESD
TRANSFORMERS
TRANSCEIVER
PROTECT
VDD3R3_PHY
DS951,
DS952
LINK,
VDD3R3_PHY
SPEED
LED
ETH_REF_CLK
X951
50MHz
VDD3R3_02
FMC_SDNWE,FMC_SDCLK,
IC952,
FMC_D0~FMC_D15,
D963
FMC_A0~FMC_A11,
FMC_BA0,FMC_BA1,
RTC
FMC_NBL0,FMC_NBL1,
FMC_SDNCAS,FMC_SDNRAS,
C994
FMC_SDCKE0,FMC_SDNE0
VDD3R3_SPI,VDD5
FMC_SDNWE,FMC_SDCLK,
FMC_D0~FMC_D15,
FMC_SDNWE,FMC_SDCLK,
IC301
FMC_A0~FMC_A11,
FMC_D0~FMC_D15,
SCL2_5,SDA2_5
FMC_BA0,FMC_BA1,
FMC_A0~FMC_A11,
LEVEL
FMC_NBL0,FMC_NBL1,
FMC_BA0,FMC_BA1,
CONV
FMC_SDNCAS,FMC_SDNRAS,
FMC_NBL0,FMC_NBL1,
FMC_SDCKE0,FMC_SDCKE1,
FMC_SDNCAS,FMC_SDNRAS,
FMC_SDNE0,FMC_SDNE1
FMC_SDCKE1,FMC_SDNE1
Explanatory notes
CONTROL Line
COMMON Line
DATA Line
TX Line
RX Line
EN_A
CHASSIS-A UNIT
D851
W2
REVERSE
VDD_INPUT
CONNECT
PROTECT
DCIN
IC852
3.3V
REG
IC851,
Q851~Q854,
D853,D854
13.8V
DC/DC
VDD3R3
DC/DC
DC_EN
VDD3R3
VDD3R3_CPU
VDD3R3_02
EN_A
IGNITE
FWV
Q901,Q902,
D901
SW
VDD3R3
LAN CONNECTER
J951
VDD3R3_RAM
IC102
SDRAM
128Mbit
IC103
SDRAM
128Mbit

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the IP501M and is the answer not in the manual?

Questions and answers

Table of Contents