Microsemi SmartFusion UG0209 User Manual
  1. Manuals
  2. Brands
  3. Microsemi Manuals
  4. Motherboard
  5. SmartFusion UG0209
  6. User manual
Microsemi SmartFusion UG0209 User Manual

Microsemi SmartFusion UG0209 User Manual

Evaluation kit
Hide thumbs
Table of Contents

Advertisement

Quick Links

Download this manual
UG0209
User Guide
SmartFusion Evaluation Kit

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the SmartFusion UG0209 and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

Related Manuals for Microsemi SmartFusion UG0209

Summary of Contents for Microsemi SmartFusion UG0209

  • Page 1 UG0209 User Guide SmartFusion Evaluation Kit...
  • Page 2 Within the USA: +1 (800) 713-4113 with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this...

  • Page 3: Table Of Contents

    Contents 1 Revision History ........... . . 1 Revision 7.1 .
  • Page 4 7 Board Stack-up ........... . 40 8 Demo Design .
  • Page 5 Figures Figure 1 A2F-EVAL-KIT-2 ..............3 Figure 2 SmartFusion MSS Block Diagram .
  • Page 6 Figure 55 RTC Test Passed ............. . 66 Figure 56 SPI Test .
  • Page 7 Tables Table 1 A2F-EVAL-KIT-2 Contents ............3 Table 2 SmartFusion Evaluation Kit Board Components .

  • Page 8: Revision History

    Revision History Revision History The revision history describes the changes that were implemented in the document. The changes are listed by revision, starting with the most current publication. Revision 7.1 Component description, connection section of OLED, OLED manufacturing test, and board image are updated.

  • Page 9: Revision 1.0

    Revision History Revision 1.0 The "Mixed Signal Header" section was added. UG0209 User Guide Revision 7.1...

  • Page 10: Introduction

    Introduction Introduction ® The RoHS-compliant SmartFusion Evaluation Kit (A2F-EVAL-KIT-2) enables designers to develop applications that involve one or more of the following: • Microcontroller applications • Embedded ARM Cortex-M3 processor–based systems Figure 1 • A2F-EVAL-KIT-2 Kit Contents The following table lists the contents of the SmartFusion Evaluation Kit. Table 1 •...

  • Page 11: Table 2 Smartfusion Evaluation Kit Board Components

    • RVI header for application programming and debug from either Keil U-LINK or IAR J-Link, integrated low-cost programmer to enable programming and debugging from Microsemi design tools, FlashPoint and Soft Console. The following table lists the SmartFusion Evaluation Kit board components.

  • Page 12: Installation And Settings

    Download and install the latest release of Microsemi Libero System-on-Chip (SoC) (v10.0 or later) from the Microsemi SoC Products Group website and register for your free Silver license. For instructions on how to install Libero SoC and SoftConsole, refer to the Libero SoC Installation and Licensing Guide, available at www.microsemi.com/soc/documents/libero_ug.pdf.

  • Page 13: Switch Settings

    Installation and Settings Switch Settings The recommended push-button switch settings are listed in the following table. Table 4 • SmartFusion Evaluation Kit Push-Button Switches Push-Button Switch SmartFusion Pin Comments Test and navigation switch Test and navigation switch W7 (PU_N) Push-button switch for PUB. This negative active switch is connected to the PUB pin, which is a digital input to the FPGA fabric.

  • Page 14: Table 7 Test Point

    Installation and Settings The available headers and their usage are detailed in Table 1-5 and Table 1-6 on page 9. Table 7 • Test Point FPGA I/O TP7, TP8 Digital ground (GND) TP11 3.3 V supply for SmartFusion cSoC TP12 1.5 V for SmartFusion cSoC TP13 Analog ground (AGND)

  • Page 15: Table 12 J23 Spi Header

    Installation and Settings The following table lists the J23 SPI header. Table 12 • J23 SPI Header MSSIO/GPIO 24 - SPI_1_DO 25 - SPI_1_DI 26 - SPI_1_CLK 27 - SPI_1_SS UG0209 Revision 7.1...

  • Page 16: Hardware Components

    • Embedded PLL with 4 output phases • High-performance FPGA ® • Based on Microsemi's proven ProASIC 3 FPGA fabric • Analog front-end (AFE) • Up to three 12-bit SAR analog-to-digital converters (ADCs) One first-order  (sigma delta) digital-to-analog converter (DAC) per ADC •...

  • Page 17: Table 13 A2F200 Key Features

    Hardware Components The following table list the key features of SmartFusion. Table 13 • A2F200 Key Features Feature Specification System gates 200,000 Tiles (D-flip flops) 4,608 RAM blocks (4,608 bits) Flash (Kbytes) SRAM (Kbytes) Cortex-M3 processor with MPU 10/100 Ethernet MAC Ethernet memory controller (EMC) 26-bit address, 16-bit data 8 Ch...

  • Page 18: I/O Pin Connections

    Hardware Components The following table list the key features of SmartFusion I/Os. Table 14 • A2F200 I/O I/Os FG484 Direct analog input Total analog input Total analog output MSS I/O FPGA I/O Total I/O Note: 16 MSS I/Os are multiplexed and can be used as FPGA I/Os, if not needed for the MSS. These I/Os support Schmitt triggers and support only LVTTL and LVCMOS (1.5 / 1.8 / 2.5, and 3.3 V) standards.

  • Page 19: Smartfusion Hard Arm Cortex-M3 Processor

    3.3 V, 1.5 V, and 10 V. • Microsemi NX4108 (1 A), supplies 3.3 V and 1.5 V rails The USB can provide a maximum current of 500 mA. If the application requires a daughter board, you must use an independent power supply source.

  • Page 20: Component Descriptions And Connections

    PWM Circuit The PWM RC circuit depicted in Figure 6, page 14 and Figure 7, page 14 can be used with Microsemi CorePWM instantiated in the FPGA fabric to generate various voltage waveforms. These voltage UG0209 User Guide Revision 7.1...

  • Page 21: Push-Button System Reset

    Component Descriptions and Connections waveforms can be displayed through the mixed signal header. In addition, one PWM RC circuit source is routed to the AV input pin of an analog quad. This AV pin can be used to monitor the generated voltage with high accuracy, depending on the ADC resolution configured in the FPGA.

  • Page 22: Push-Button Switches And User Leds

    Component Descriptions and Connections Push-Button Switches and User LEDs Push-button switches and LEDs can also be used for debug and for various applications, such as gaming. Figure 9 • Test LEDs V3P3 ACTIVE LOW 1.5K-0603 1.5K-0603 LED1_N LED_ORANGE-0603 LED_ORANGE-0603 1.5K-0603 1.5K-0603 LED2_N LED_ORANGE-0603...

  • Page 23: User I/Os

    Component Descriptions and Connections User I/Os The board comes with the provision of five user I/Os brought out to jumper J22 . These can be used as general purpose user I/Os. One of the potential applications is DirectC signaling where these five pins can be used for JTAG signals (TDI, TDO, TMS, TCK, and TRSTN).

  • Page 24: Spi Flash

    Component Descriptions and Connections SPI Flash One 8 MByte SPI flash Atmel AT25DF641-MWH-T is also offered on the board (Figure 15, page 17). This is interfaced with the SmartFusion MSS SPI0 port (Figure 16, page 17). The WP# and HOLD# inputs are pulled high on the board.

  • Page 25: Usb-To-Uart Interface

    Component Descriptions and Connections 5.11 USB-to-UART Interface USB-to-UART interface is Included on the evaluation board with ESD protection (Figure 18, page 19). This interface includes an integrated USB-to-UART bridge controller (U16) to provide a standard UART connection with the SmartFusion MSS UART0 port. One application of the USB-to-UART interface is to allow HyperTerminal on a PC to communicate with the SmartFusion cSoC.

  • Page 26: Figure 18 Usb To Uart

    Component Descriptions and Connections The following figure shows the USB-to-UART connections. Figure 18 • USB to UART UG0209 User Guide Revision 7.1...

  • Page 27: Ethernet Interface

    Component Descriptions and Connections The following figure shows the UART0 port. Figure 19 • UART Port 0. U64-9 U64-9 UART INTERFACE UART INTERFACE PORT0 PORT0 R236 R236 39R-0603 39R-0603 TXD_0_OUT UART_0_TXD/GPIO_20 RXD_0_IN UART_0_RXD/GPIO_21 A2F200M3F-FGG484 A2F200M3F-FGG484 5.12 Ethernet Interface One Ethernet interface, configured for RMII Full Duplex mode, and a low-power 10/100 Mbps single-port ethernet physical layer transceiver (U19) are provided on-board (Figure 21, page 21).

  • Page 28: Figure 21 Ethernet Interface

    Component Descriptions and Connections Figure 21 • Ethernet Interface UG0209 User Guide Revision 7.1...

  • Page 29: Realview Header

    Component Descriptions and Connections 5.13 RealView Header One 10x2 RealView header is provided on the board for debugging (Figure 22, page 22). This header allows plugging with the Keil U-LINK debugger or IAR J-Link debugger to easily debug or configure the hard ARM Cortex-M3 processor during board power-up.

  • Page 30: Figure 23 Integrated Low-Cost Programmer

    Component Descriptions and Connections Figure 23 • Integrated Low-Cost Programmer GND1 AVDD14 GND9 VDD17 GND25 VDD37 GND38 AVDD62 GND40 VDD68 AGND12 VDD69 IO27 IO28 NPECL1 IO29 PPECL1 IO30 IO31 IO91 IO32 IO90 IO33 IO85 IO34 IO20 IO35 IO21 IO36 IO22 (TDI_IN) IO41 IO23...

  • Page 31: Temperature Diode

    Component Descriptions and Connections Figure 24 • A2F200 JTAG Connections V3P3_F2 1K-0603 1K-0603 JTAG_SEL 1K-0603 1K-0603 JP10 JP10 U64-6 U64-6 V3P3_F2 V3P3_F2 JTAG SIGNALS JTAG SIGNALS VJTAG VPUMP VJTAG F2_TMS F2_TCK TRST TRSTB F2_TDO JTAG_SEL JTAGSEL 39R-0603 39R-0603 510R-0603 510R-0603 1K-0603 1K-0603 A2F200M3F-FGG484...

  • Page 32: Figure 26 Top View Of Mixed Signal Headers Correct Orientation

    Component Descriptions and Connections Figure 26 • Top View of Mixed Signal Headers Correct Orientation Mother Board Pin 2 Pin 1 Daughter Board Ensure that the header is placed such that a full insertion is possible between the two headers. Figure 27 •...

  • Page 33: Pinout Definition

    • Ensure that the length, denoted by XX, is kept less than 150 mils. • Use the SmartFusion Evaluation Kit PCB files (www.microsemi.com/soc/download/rsc/?f=A2F_EVAL_KIT_BF). 5.17 Pinout Definition The following table lists the pinout definition for the mixed signal header. Table 19 •...
  • Page 34 Component Descriptions and Connections Table 19 • Pinout Definition (continued) J21-Pin Net Name Number Description J21-Pin Net Name Number Description AV1_1 ABPS2 AV2_1 ABPS3 AGND AGND Analog ground AGND AGND Analog ground AV1_3 ABPS6 AV2_3 ABPS7 AGND AGND Analog ground AGND AGND Analog ground...

  • Page 35: Pin List

    Pin List Pin List The following table lists the pins applicable to the SmartFusion A2F200M3F-FGG484 device. Table 20 • Pin List39 A2F200 Pin Number A2F200 Pin Name Board Signal Name GND1 GND7 EMC_CS0_N/GAB0/IO01NDB0V0 EMC_CS1_N/GAB1/IO01PDB0V0 GND8 EMC_AB[0]/IO04NDB0V0 EMC_AB[1]/IO04PDB0V0 GND2 EMC_AB[7]/IO07PDB0V0 GND3 EMC_AB[12]/IO10NDB0V0 EMC_AB[13]/IO10PDB0V0 GND4...
  • Page 36 Pin List Table 20 • Pin List39 (continued) AA12 GNDTM1 ATGND1 AA13 ADC10 AA14 ADC9 AA16 MAINXIN AGND (Y1,C48) AA17 MAINXOUT AGND (Y1,C50) AA18 LPXIN AGND (Y2,C51) AA19 LPXOUT AGND (Y2,C52) AA20 AA21 AA22 SPI_1_CLK/GPIO_26 GND9 GPIO_13/IO36RSB4V0 MSS_GP_IO_13 GPIO_14/IO35RSB4V0 MSS_GP_IO_14 GND11 PCAP NCAP...
  • Page 37 Pin List Table 20 • Pin List39 (continued) EMC_BYTEN[0]/GAC0/IO02NDB0V0 EMC_AB[2]/IO05NDB0V0 EMC_AB[3]/IO05PDB0V0 EMC_AB[6]/IO07NDB0V0 EMC_AB[14]/IO11NDB0V0 EMC_AB[15]/IO11PDB0V0 VCCFPGAIOB0_1 V3P3_F2 EMC_AB[18]/IO13NDB0V0 EMC_AB[19]/IO13PDB0V0 VCCFPGAIOB0_2 V3P3_F2 GBB0/IO18NDB0V0 LED1_N GBB1/IO18PDB0V0 LED2_N GND13 GBA2/IO20PDB1V0 F2-200-IO_6 EMC_DB[14]/GAB2/IO71NDB5V0 NC11 EMC_CLK/GAA0/IO00NDB0V0 EMC_BYTEN[1]/GAC1/IO02PDB0V0 EMC_OEN1_N/IO03PDB0V0 GND14 VCCFPGAIOB0_5 V3P3_F2 EMC_AB[8]/IO08NDB0V0 EMC_AB[16]/IO12NDB0V0 EMC_AB[17]/IO12PDB0V0 EMC_AB[24]/IO16NDB0V0 EMC_AB[22]/IO15NDB0V0 EMC_AB[23]/IO15PDB0V0 GBA0/IO19NPB0V0 LED3_N...
  • Page 38 Pin List Table 20 • Pin List39 (continued) GND19 GND20 EMC_OEN0_N/IO03NDB0V0 EMC_AB[10]/IO09NDB0V0 EMC_AB[11]/IO09PDB0V0 EMC_AB[9]/IO08PDB0V0 GND16 GBC1/IO17PPB0V0 OLED_D/C# EMC_AB[25]/IO16PDB0V0 GND17 GBA1/IO19PPB0V0 NC12 NC13 IO21NDB1V0 LED7_N GND18 GFC2/IO67PPB5V0 VCCFPGAIOB5_1 V3P3_F2 GFA2/IO68PDB5V0 F2-200-IO_0 GND22 NC18 GNDQ1 VCCFPGAIOB0_12 V3P3_F2 NC19 VCCFPGAIOB0_6 V3P3_F2 EMC_AB[4]/IO06NDB0V0 EMC_AB[5]/IO06PDB0V0 VCCFPGAIOB0_13 V3P3_F2 GBC0/IO17NPB0V0...
  • Page 39 Pin List Table 20 • Pin List39 (continued) GFB2/IO68NDB5V0 F2-200-IO_1 EMC_DB[10]/IO69NPB5V0 VCCFPGAIOB5_2 V3P3_F2 VCCPLLA V1P5_DUT (VCCPLA) VCOMPLA NC23 NC24 NC20 NC21 NC22 EMC_AB[20]/IO14NDB0V0 EMC_AB[21]/IO14PDB0V0 GNDQ2 VCCPLA VCCFPGAIOB1_2 V3P3_F2 IO23NDB1V0 IO22PDB1V0 F2-200-PWM1 GND23 GFB0/IO65NPB5V0 EMC_DB[9]/GEC1/IO63PDB5V0 GFC1/IO66PPB5V0 F2-200-IO_2 EMC_DB[11]/IO69PPB5V0 GNDQ4 NC25 GND28 VCCFPGAIOB0_11 V3P3_F2 GND24...
  • Page 40 Pin List Table 20 • Pin List39 (continued) EMC_DB[7]/GEB1/IO62PDB5V0 VCCFPGAIOB5_3 V3P3_F2 EMC_DB[8]/GEC0/IO63NDB5V0 GND33 GFC0/IO66NPB5V0 F2-200-IO_3 GFA1/IO64PDB5V0 F2-200-IO_4 GND34 VCC4 V1P5_DUT GND35 VCC1 V1P5_DUT GND29 VCC2 V1P5_DUT GND30 VCC3 V1P5_DUT GND31 VCCFPGAIOB1_3 V3P3_F2 IO25NDB1V0 LED4_N GCC2/IO25PDB1V0 GND32 GCC0/IO26NPB1V0 LED5_N VCCFPGAIOB1_4 V3P3_F2 GCB0/IO27NDB1V0 EMC_DB[6]/GEB0/IO62NDB5V0 EMC_DB[5]/GEA1/IO61PDB5V0...
  • Page 41 Pin List Table 20 • Pin List39 (continued) GND39 VCCFPGAIOB1_5 V3P3_F2 GCA0/IO28NDB1V0 J22.1 GCA1/IO28PDB1V0 J22.2 GCC1/IO26PPB1V0 J22.3 GCB1/IO27PDB1V0 J22.4 GND41 EMC_DB[0]/GEA2/IO59NDB5V0 EMC_DB[1]/GEB2/IO59PDB5V0 EMC_DB[2]/IO60NPB5V0 GND46 VCC12 V1P5_DUT GND47 VCC9 V1P5_DUT GND42 VCC10 V1P5_DUT GND43 VCC11 V1P5_DUT GND44 VCCFPGAIOB1_6 V3P3_F2 GDA1/IO31PDB1V0 GDA0/IO31NDB1V0 J22.5 GDC1/IO29PDB1V0 GDC0/IO29NDB1V0...
  • Page 42 Pin List Table 20 • Pin List39 (continued) GDA2/IO33NDB1V0 VCCFPGAIOB1_7 V3P3_F2 GDB1/IO30PDB1V0 GDB0/IO30NDB1V0 GDC2/IO32PDB1V0 VCCFPGAIOB5_6 V3P3_F2 GNDQ6 GND58 VCC20 V1P5_DUT GND59 VCC17 V1P5_DUT GND54 VCC18 V1P5_DUT GND55 VCC19 V1P5_DUT GND56 VCCFPGAIOB1_8 V3P3_F2 NC26 GDB2/IO33PDB1V0 VJTAG VJTAG GND57 VPUMP IO32NDB1V0 GND60 VCCFPGAIOB5_7 V3P3_F2 VCCFPGAIOB5_8...
  • Page 43 Pin List Table 20 • Pin List39 (continued) NC28 GND64 GNDRCOSC GND70 NC29 NC30 GND71 VCC28 V1P5_DUT GND72 VCC25 V1P5_DUT GND66 VCC26 V1P5_DUT GND67 VCC27 V1P5_DUT GND68 VCCFPGAIOB1_10 V3P3_F2 F2_TCK GND69 F2_TMS F2_TDO TRSTB TRST MSS_RESET_N MSS_RESET_N VCCFPGAIOB5_9 V3P3_F2 GPIO_1/IO46RSB4V0 MSS_GP_IO_1 NC35 NC36...
  • Page 44 Pin List Table 20 • Pin List39 (continued) JTAGSEL JTAG_SEL NC31 NC32 NC33 VCCFPGAIOB1_11 V3P3_F2 NC34 GND77 GPIO_8/IO39RSB4V0 MSS_GP_IO_8 GPIO_11/IO57RSB4V0 MSS_GP_IO_11 GND80 MAC_CLK VCC33SDD0 V3P3A VCC15A V1P5A GNDAQ0 AGND GND33ADC01 AGND ADC7 ADC7 VAREF2 VAREFOUT VAREF_OUT SPI_1_DO/GPIO_24 GND78 GND79 GND81 GPIO_5/IO42RSB4V0 MSS_GP_IO_5 GPIO_10/IO58RSB4V0...
  • Page 45 Pin List Table 20 • Pin List39 (continued) SPI_0_DO/GPIO_16 SPI_SI UART_0_RXD/GPIO_21 RXD_0_IN I2C_1_SCL/GPIO_31 I2C_0_SCL/GPIO_23 OLED_SCL GND82 GPIO_0/IO47RSB4V0 MSS_GP_IO_0 GPIO_6/IO41RSB4V0 MSS_GP_IO_6 GPIO_9/IO38RSB4V0/ADC3 MSS_GP_IO_9 MAC_MDIO/IO49RSB4V0 FPGA_ENA_MDIO MAC_RXD[0]/IO54RSB4V0 FPGA_ENA_RXD0 GND84 SDD0 DACOUT0 ABPS1 V1P5 ADC2 ADC2 VCC33ADC0 V3P3A ADC6 ADC6 ADC5 ADC5 ABPS5 AV2_2 ADC8 NC40...
  • Page 46 Pin List Table 20 • Pin List39 (continued) ABPS6 AV1_3 AV2_4 GNDA1 AGND PU_N RTC_SW GNDSDD1 AGND SPI_0_CLK/GPIO_18 SPI_SCK GND85 SPI_1_SS/GPIO_27 UART_1_RXD/GPIO_29 GPIO_3/IO44RSB4V0 MSS_GP_IO_3 GPIO_15/IO34RSB4V0 MSS_GP_IO_15 MAC_TXEN/IO52RSB4V0 FPGA_ENA_TXEN GNDTM0 ATGND0 ADC0 ADC0 VCC15ADC0 V1P5A ABPS7 AV2_3 AV1_4 VCCMAINXTAL V3P3A SDD1 DACOUT1 PTEM V1P5_INT...

  • Page 47: Board Stack-Up

    The SmartFusion Evaluation Kit board is built on a 6-layer printed circuit board (PCB). The silkscreen is shown in Figure 29, page 41. The full PCB design layout is provided on at: https://www.microsemi.com/products/fpga-soc/design-resources/dev-kits/smartfusion/smartfusion- evaluation-kit#documents. To view the PCB design layout files, use the Allegro Free Physical Viewer, which can be downloaded at: www.cadence.com/products/pcb/Pages/Downloads.aspx.

  • Page 48: Figure 29 A2F-Eval-Kit-2 Top Silk-Screen

    Board Stack-up The following figure shows the silkscreen top view. Figure 29 • A2F-EVAL-KIT-2 Top Silk-Screen UG0209 User Guide Revision 7.1...

  • Page 49: Demo Design

    Webserver demo design. If the board is not preprogrammed, the programming file and the source files for the demo are provided at: https://www.microsemi.com/products/fpga-soc/design-resources/dev-kits/smartfusion/smartfusion- evaluation-kit#documents. The programming file for the demo is provided as a standalone zip file under the SmartFusion Evaluation Kit Quickstart Card.

  • Page 50: Multimeter Mode

    Demo Design The serial terminal emulation program displays a welcome message and the SmartFusion Play Menu for user selection as shown in the following figure. Use the keyboard to press ‘0’ to select the Multimeter mode, ‘1’ to select Webserver mode, or ‘2’ to select LED Test. Figure 30 •...

  • Page 51: Figure 31 Smartfusion Webserver Home Page

    Demo Design Enter the captured IP address in the Internet Explorer address bar and press Enter to browse the Webserver utility. The following figure shows the SmartFusion Webserver home page. Figure 31 • SmartFusion Webserver Home page Note: Internet Explorer version 6.0 should be used to run the Webserver utility with proper web page visibility. Also the PC Ethernet card link speed should be in Auto Detect mode or fixed to 100 Mbps speed.

  • Page 52: Real Time Data Display

    Demo Design Real Time Data Display Select Real Time Data Display on the Webserver home page. It displays the voltage, current, and temperature values in real time. The web page refreshes periodically, and displays the updated values of voltage, current, and temperature. Vary the potentiometer on the board and observe the change in the voltage and current values.

  • Page 53: Manufacturing Test

    A2F-EVAL-KIT-2 board tests and the steps needed to set up the test environment are outlined in the following sections. Associated files for this procedure can be downloaded at: www.microsemi.com/soc/download/rsc/?f=A2F_EVAL_KIT_Mfg_PF. 9.1.1 Jumper Settings for the Board Test The following table lists all the jumpers that need to be set on the board for performing the tests. In case any of the tests in the following section do not work as expected, double-check.

  • Page 54: Hooking Up The Board And Ethernet Cable

    Manufacturing Test 9.1.4 Hooking Up the Board and Ethernet Cable Connect an Ethernet cable from the local area network to J10, the A2F-EVAL-KIT-2 Ethernet jack. Note: For the board Ethernet test to pass, the local network must be running a DHCP server that assigns an IP address to the web server on the board.

  • Page 55: Figure 34 Flashpro New Project Setup

    Manufacturing Test Open FlashPro programming software. Figure 34 • FlashPro New Project Setup UG0209 User Guide Revision 7.1...

  • Page 56: Figure 35 New Project Creation

    Manufacturing Test Create a new programming project. Figure 35 • New Project Creation Select the option Single Device when choosing the programming mode Click the Configure Programmer button. This makes the Load Existing Programming File button available. Browse the PC file system to find the A2F-EVAL-KIT.stp programming file. Click Open to select the A2F-EVAL-KIT.stp file.

  • Page 57: Setting Up The Test Terminal

    Manufacturing Test 9.1.6 Setting Up the Test Terminal Open the Windows start menu. Select All > Programs > Accessories > Communications and select the HyperTerminal program. This opens HyperTerminal. Figure 37 • HyperTerminal Program Setup UG0209 User Guide Revision 7.1...

  • Page 58: Figure 38 Hyperterminal Setup

    Manufacturing Test The Connection description window is displayed. Type A2F-EVAL-KIT as the name of the new HyperTerminal session and click the OK. Figure 38 • HyperTerminal Setup The Connect To window is displayed. Select the COM4 serial connection. Figure 39 • HyperTerminal Port Selection UG0209 User Guide Revision 7.1...

  • Page 59: Figure 40 Hyperterminal Port Settings

    Manufacturing Test The COM4 Properties window is displayed. Select the following settings: • Bits per second–19200 • Data bits–8 • Parity–None • Stop bits–1 • Flow Control–None Figure 40 • HyperTerminal Port Settings UG0209 User Guide Revision 7.1...

  • Page 60: Figure 41 Hyperterminal Properties

    Manufacturing Test Goto File > Properties in the HyperTerminal window and select Settings tab. Figure 41 • HyperTerminal Properties UG0209 User Guide Revision 7.1...

  • Page 61: Running The A2F-Eval-Kit-2 Board Test

    Manufacturing Test Click ASCII Setup. Select the check box labeled Append line feeds to incoming line ends. Figure 42 • ASCII Character Settings Running the A2F-EVAL-KIT-2 Board Test Press RESET (SW3) on the A2F-EVAL-KIT-2 board to start the test program. UG0209 User Guide Revision 7.1...

  • Page 62: Figure 43 Manufacturing Test Menu

    Manufacturing Test The following window should appear on the terminal. Figure 43 • Manufacturing Test Menu Note: If this message does not appear, try pressing SW8 again. If the above message still does not appear, refer to the Setting Up the Test Terminal, page 50 and check to see that the terminal is set up correctly.

  • Page 63: Reset Test

    Manufacturing Test 9.2.1 RESET Test Enter 0 in the terminal to begin the reset test. The resulting display should be similar to the following figure. Figure 44 • Reset Test UG0209 User Guide Revision 7.1...

  • Page 64: Figure 45 Reset Test Result

    Manufacturing Test If the menu appears correct, enter the character Y into the terminal. Figure 45 • Reset Test Result UG0209 User Guide Revision 7.1...

  • Page 65: Uart Test

    Manufacturing Test 9.2.2 UART Test Enter 1 in the terminal to begin the UART test . Figure 46 • UART Test UG0209 User Guide Revision 7.1...

  • Page 66: Figure 47 Uart Test Result

    Manufacturing Test Type the character Y into the terminal. The following window should appear. Figure 47 • UART Test Result UG0209 User Guide Revision 7.1...

  • Page 67: Ethernet Test

    Manufacturing Test 9.2.3 Ethernet Test Enter 2 in the terminal to begin the Ethernet test. The following windows should appear. Figure 48 • Ethernet Test UG0209 User Guide Revision 7.1...

  • Page 68: Figure 49 Ethernet Test Result

    Manufacturing Test Figure 49 • Ethernet Test Result Note: The IP address may vary in the network setup. UG0209 User Guide Revision 7.1...

  • Page 69: Analog Test

    Manufacturing Test 9.2.4 Analog Test Enter 3 in the terminal to begin the Analog test. The following window should appear. Figure 50 • Analog Test UG0209 User Guide Revision 7.1...

  • Page 70: Figure 51 Pot Rv1

    Manufacturing Test Locate POT RV on the bottom, left hand corner of the board. Turn POT RV1 counter-clockwise all the way to the left, as shown in the following figure. Figure 51 • POT RV1 Figure 52 • Analog Test Starting Results UG0209 User Guide Revision 7.1...

  • Page 71: Figure 53 Analog Test Ending Results

    Manufacturing Test Turn POT RV clockwise all the way clockwise to the right. The display on the terminal should be similar to the following figure. Figure 53 • Analog Test Ending Results UG0209 User Guide Revision 7.1...

  • Page 72: Rtc Test

    Manufacturing Test 9.2.5 RTC Test Enter 5 in the terminal to begin the RTC test. Figure 54 • RTC Test UG0209 User Guide Revision 7.1...

  • Page 73: Figure 55 Rtc Test Passed

    Manufacturing Test After a few seconds, the following window should appear. Figure 55 • RTC Test Passed UG0209 User Guide Revision 7.1...

  • Page 74: Spi Test

    Manufacturing Test 9.2.6 SPI Test Enter 6 in the terminal to begin the SPI test. After several seconds, the following window should appear. Figure 56 • SPI Test UG0209 User Guide Revision 7.1...

  • Page 75: Switch/Led Test

    Manufacturing Test 9.2.7 Switch/LED Test Enter 7 into the terminal to begin the LEDs test. The following window is displayed. Figure 57 • LED Test Press push-buttons SW1, SW2, SW3, SW4 and SW5. When any of these buttons is pressed, the LEDs should light up.

  • Page 76: Figure 58 Switch Test

    Manufacturing Test Figure 58 • Switch Test UG0209 User Guide Revision 7.1...

  • Page 77: I 2 C Eeprom

    Manufacturing Test 9.2.8 C EEPROM Enter 9 into the terminal to begin the I2C EEPROM test. The screen shown in the following figure is displayed after few seconds. Figure 59 • I C EEPROM Test 9.2.9 RS485 Test Open another terminal window, this time set to COM. Configure as shown in Figure 60, page 70 through...

  • Page 78: Figure 61 Connect To Dialog

    Manufacturing Test Figure 61 • Connect To Dialog Figure 62 • ASCII Setup UG0209 User Guide Revision 7.1...

  • Page 79: Figure 63 Rs485 Test

    Manufacturing Test Enter A into the terminal to begin the RS485 test. The screen shown in the following figure is displayed. Figure 63 • RS485 Test The display in the COM1 terminal window should be similar to the following figure. Figure 64 •...

  • Page 80: Figure 65 Rs485 Test Message 2

    Manufacturing Test Enter the character Y into this terminal. The display on the COM1 terminal should be similar to the following figure. Figure 65 • RS485 Test Message 2 The display on the COM4 terminal should be as shown in the following figure. Figure 66 •...

  • Page 81: Agl Memory Test

    Manufacturing Test 9.2.10 AGL Memory Test Turn off the board by flipping switch SW6 off. Place board jumpers JP17, JP19, and JP16 in the following positions: JP17: 1–2 JP19: 1–2 JP16: 1–2 Turn on board power by flipping switch SW6. Press the reset button SW8. The screen shown in the following figure should appear.

  • Page 82: Figure 68 Agl Memory Test

    Manufacturing Test Figure 68 • AGL Memory Test When the jumpers are set, enter Y into the terminal. The display on the terminal should be similar to the following figure, and eventually Figure 70, page 76. Figure 69 • AGL Test – Erasing Chip UG0209 User Guide Revision 7.1...

  • Page 83: A2F-Eval-Kit-2 Board Failures

    Manufacturing Test Figure 70 • AGL Test Passed A2F-EVAL-KIT-2 Board Failures All Tests outlined in Running the A2F-EVAL-KIT-2 Board Test, page 54 should result in the words TEST PASSED being printed on the terminal. If this does not happen, or the words TEST FAILED are printed, the test has failed.

Table of Contents