Advanced Chipset Features - Shuttle FN95 User Manual

@

Advanced Chipset Features

This section allows you to configure the system based on the specific features
of the installed chipset. This chipset manages bus speeds and access to sys-
tem memory resources, such as DRAM and the external cache. It also coor-
dinates communications between the conventional ISA bus and the PCI bus.
It states that these items should never need to be altered.
The default settings have been chosen because they provide the best operat-
ing conditions for your system. If you discovered that data was being lost
while using your system, you might consider making any changes.
DRAM Configuration
Options are in its sub-menu.
Press <Enter> to enter the sub-menu of detailed options.
Max Memclock (Mhz)
Places an artificial memory clock limit on the system.
Memory is prevented from running faster than this frequency.
Ø The Choice: Auto, 100, 133, or 166.
1T/2T Memory Timing
This item selects the Memory Timing.
Ø The Choice: Performance or Normal.
CAS# latency
When synchronous DRAM is installed, the number of clock cycles of
CAS latency depends on the DRAM timing. Don't change this field
from the default value specified by the system designer.
Ø The Choice: CL=2.0, CL=2.5, CL=3.0 or Auto.
- 54 -