Interrupt (At The Time Of Bus Master Transfer); Status, Count - Contec DIO-32DM2-PE User Manual

High speed bi-directional digital i/o board for pci express
Table of Contents

Advertisement

4. Function

Interrupt (at the time of bus master transfer)

The product provides the following two interrupt functions during bus mastering:
-
Causes an interrupt each time the specified number of items are transferred.
-
Causes an interrupt upon completion of transfer.
These interrupts can be posted to applications by using the function of API-PAC(W32).
If transfer is completed with an error when no bus can be seized or when it is missed, for example, this
product stops the transfer and generates a transfer completion interrupt.
transfer error has occurred by checking the status.

Status, count

The following types of bus mastering status (error) are provided.
Status
DIODM_STATUS_BMSTOP
DIODM_STATUS_PIOSTART
DIODM_STATUS_PIOSTOP
DIODM_STATUS_TRGIN
DIODM_STATUS_OVERRUN
Error
DIODM_STATUS_FIFOEMPTY
DIODM_STATUS_FIFOFULL
DIODM_STATUS_SGOVERIN
DIODM_STATUS_TRGERR
DIODM_STATUS_CLKERR
DIODM_STATUS_SLAVEHALT
DIODM_STATUS_MASTERHALT
These types of status can be obtained by using the function of API-PAC(W32).
The 32bit or 64bit transfer count can be obtained by using the function of API-PAC(W32). The
transfer count is obtained as the number of data items already transferred to user application memory in
input mode or as the number of data items already output to an external device in output mode.
40
Indicates that bus master transfer has been completed.
Indicates that PIO input/output has been started.
Indicates that PIO input/output has been stopped.
Indicates that a start signal has been input in external start mode.
Indicates that a start signal has been input twice or more in external start mode.
Transfer can continue with no problem.
Indicates that the FIFO buffer is empty. This is mainly because of a heavy load
on the system that makes it late for bus master transfer. Take action such as
decreasing the transfer rate or system load.
Indicates that the FIFO buffer is full. This is mainly because of a heavy load on
the system that makes it late for bus master transfer. Take action such as
decreasing the transfer rate or system load.
Indicates a buffer overflow. The number of data items to be transferred exceeds
the buffer size. Increase the buffer size.
Indicates that the start and stop signals have been input at the same time in
external start mode. Check how the external start and stop signals are input.
Indicates that the next clock signal is input during data input in external clock.
If the status is set, sampling cannot be done by using the specified external clock.
Consider decreasing the period of external clock.
Indicates that a stop trigger from the slave has caused forced termination.
Check for any error on the slave side.
Indicates that a stop trigger from the master has caused forced termination.
Check for any error on the master side.
You can tell whether a
Contents
Contents
DIO-32DM2-PE

Advertisement

Table of Contents
loading

Table of Contents