Table of Contents
Advertisement
9.2. Application Headers
Table 9-5 to Table 9-9 below show the standard application header connections.
Pin
Generic Header Name
1
5V
3
3V3
5
AVCC
7
AVref
9
AD0
11
AD2
13
DAC0
15
IO_0
17
IO_2
19
IO_4
21
IO_6
23
IRQ3
25
IIC_SDA
Pin
Generic Header Name
1
RESn
3
NMIn
5
WDT_OVF
7
IRQ0
9
IRQ1
11
UD
13
Up
15
Vp
17
Wp
19
TMR0
21
TRIGa
23
IRQ2
25
-
CPU board
Device
Signal Name
Pin
CON_5V
-
CON_3V3
-
CON_AVCC
121
CON_VREF
125
AN0 (**)
118
AN2
120
DA0 (**)
127
IO0 (**)
49
IO2 (**)
52
IO4 (**)
54
IO6
59
IRQ3n (**)
87
SDA0
-
Table 9-5: JA1 Standard Generic Header
CPU board
Device
Signal Name
Pin
RESn
91
NMIn
61
WDTOVF
95
IRQ0n
84
IRQ1n
85
UD (**)
53
Up (**)
105
Vp (**)
56
Wp (**)
55
TIOCA0 (**)
56
TIOCB0
57
IRQ3n (**)
87
-
-
Table 9-6: JA2 Standard Generic Header
JA1
Pin
Generic Header Name
2
0V
4
0V
6
AVss
8
ADTRG
10
AD1
12
AD3
14
DAC1
16
IO_1
18
IO_3
20
IO_5
22
IO_7
24
IIC_EX
26
IIC_SCL
JA2
Pin
Generic Header Name
2
EXTAL
4
VSS1
6
SCIaTX
8
SCIaRX
10
SCIaCK
12
CTSRTS
14
Un
16
Vn
18
Wn
20
TMR1
22
TRIGb
24
TRISTn
26
-
25
CPU board
Device
Signal Name
Pin
GROUND
-
GROUND
-
CON_AVSS
123
ADTRGn
87
AN1
119
AN3
122
DA1
128
IO1 (**)
51
IO3 (**)
53
IO5 (**)
55
IO7
60
NC
-
SCL0
-
CPU board
Device
Signal Name
Pin
CON_EXTAL
97
GROUND
-
TxD0 (**)
52
RxD0 (**)
51
CLK0 (**)
49
NC
-
Un (**)
106
Vn (**)
57
Wn (**)
54
TIOCA2 (**)
105
TIOCB2 (**)
106
TRISTn
109
-
-
Advertisement
Table of Contents
