Table of Contents
Advertisement
9.2. Application Headers
Table 9-5 and Table 9-6 below show the standard application connections. * Marked pins are subject to option links.
Pin
Generic Header Name
1
Regulated Supply 1
3
Regulated Supply 2
5
Analogue Supply
7
Analogue Reference
9
ADC0
I0
11
ADC2
I2
13
DAC0
15
IOPort
17
IOPort
19
IOPort
21
IOPort
23
Interrupt
IRQAEC
25
I²C Bus
Pin
Header Name
1
Reset
3
Interrupt
5
SPARE
7
Interrupt
9
Interrupt
11
Motor control
13
Motor control
15
Output
17
Input
19
Output
21
Input
23
Open drain
25
SPARE
RSK Signal
Device
Name
Pin
5V
3V3
AVcc
97
AVref
96
ADPot_AN0*
95
AN2
92
DA0
2
A8_IO_0
61
A10_IO_2
58
A12_IO_4
56
A14_IO_6
54
D13_INT3
73
IIC_SDA*
28
Table 9-5: JA1 Standard Generic Header
RSK Signal
Device
Name
Pin
RESn
10
NMIn
15
-
-
INT0
18
INT1
17
UD
40
Up*
20
Vp*
26
Wp*
24
TA2OUT*
23
TA2IN*
20
INT2
16
-
Table 9-6: JA2 Standard Generic Header
JA1
Pin
Header Name
2
Regulated Supply 1
4
Regulated Supply 2
6
Analogue Supply
8
ADTRG
10
ADC1
I1
12
ADC3
I3
14
DAC1
16
IOPort
18
IOPort
20
IOPort
22
IOPort
24
I²C Bus - (3rd pin)
26
I²C Bus
JA2
Pin
Header Name
2
External Clock Input
4
Regulated Supply 1
6
Serial Port
8
Serial Port
10
Serial Port
12
Serial Port Handshake
14
Motor control
16
Motor control
18
Motor control
20
Output
22
Input
24
Tristate Control
26
SPARE
20
RSK Signal
Device
Name
Pin
GROUND
GROUND
AVss
94
ADTRG
98
AN1
93
AN3
91
DA1
1
A9_IO_1
59
A11_IO_3
57
A13_IO_5
55
A15_IO_7
53
NC
-
IIC_SCL*
27
RSK Signal
Device
Name
Pin
EXTAL
-
Vss1
TxD0
33
RxD0
34
CLK0
35
CTSRTS
36
Un*
19
Vn
25
Wn*
23
TA4OUT
20
TA4IN
19
TRSTn
41
-
Advertisement
Table of Contents
