Download Print this page

Xilinx VC709 Manual page 22

Hide thumbs Also See for VC709:

Advertisement

Reducing Jitter with the Si5324
Note that the DCD (Duty Cycle Distortion) is 34.456 ps
– Including the Si5324 Jitter Attenuator PLL in the clock path, reduces DCD

Advertisement

loading