Agnus; Features/Pin Configurations - Commodore AMIGA Technical Manual

Hide thumbs Also See for AMIGA:
Table of Contents

Advertisement

AMIGA 1000 COMPONENT LEVEL REPAIR
CUSTOM ANIMATION CHIP
— Agnus —
FEATURES:
Bit Blitter — Uses Hardware to Move Display Data — Allows High Speed Animation —
Frees the CPU for other Concurrent Tasks
Display Synchronized Coprocessor
Controls 25 DMA Channels — Allows the Disk and Sound to Operate with Minimal CPU
intervention
D 8 - 1
4 8 - D 9
D7 — 2
4 7 — D 1 0
D6 — 3
4 6 — D 11
D5 — 4
4 5 — D 12
D 4 - 5
4 4 — D 13
D3 — 6
4 3 — D 1 4
D2 — 7
4 2 - D 1 5
D I ­
8
41 - V S S
DO-
9
4 0 - H S Y
V C C - 10
3 9 — CSY
R E S - 11
3 8 - V S Y
I N T 3 - 12
8361
%
-F IR ©
D M A L — 13
- D R A 8
B L S - 14
3 5 - D R A 7
D B R - 15
3 4 - D R A 6
A R W - 16
3 3 - D R A 5
R G A 8 - 17
3 2 - D R A 4
R G A 7 - 18
31 - D R A 3
R G A 6 - 19
3 0 - D R A 2
R G A 5 - 2 0
2 9 -D R A 1
R G A 4 - 21
2 8 - D R A 0
R G A 3 - 2 2
2 7 - V S S
R G A 2 - 2 3
2 6 — CCKQ
R G A 1 - 2 4
2 5 — CCK
PIN
DESIG NA TIO N
FUNCTION
TYPE
1-9
DO-D8
Data Bus Lines 0-8
I/O
10
Vcc
+ 5VDC
I
11
/ RES
System Reset
I
12
/INT3
Interrupt Level 3
0
13
DMAL
DMA Request Line
I
14
/BLS
Blitter Slowdown
I
15
/DBR
Data Bus Request
0
16
/ARW
Agnus Ram Write
0
17-24
RGA1-8
Register Address 1-8
I/O
25
CCK
Color Clock
I
26
CCKQ
Color Clock Delay
I
27
Vss
Ground
I
28-36
DRAO-8
Dynamic Ram Address 0-8
0
37
/LP
Light Pen Input
I
38
/VSY
Vertical Sync
I/O
39
/CSY
Composite Sync
0
40
/HSY
Horizontal Sync
I/O
41
Vss
Ground
I
42-48
D9-D15
Data Bus Lines 9-15
I/O
1-6

Advertisement

Table of Contents
loading

Table of Contents