Table Of Contents; Contents - Fujitsu FR Series Application Note

Contents

REVISION HISTORY ............................................................................................................2
WARRANTY AND DISCLAIMER..........................................................................................3
CONTENTS ..........................................................................................................................4
0 INTRODUCTION ..............................................................................................................6
1 THE FR EMULATION SYSTEM .......................................................................................7
1.1 Hardware of the Emulation System for the FR-family...............................................7
1.2 Evaluation chip MB91FV360....................................................................................8
1.3 Softune Workbench Debugger.................................................................................8
2 MB91FV360 OPERATING MODES..................................................................................9
3 SETTING THE MB91FV360 TO EXTERNAL ROM-MODE ............................................ 12
3.1 Routing the CS0-line to the external RAM of the emulation adapter board ............ 13
3.2 Configuration of the debugger ............................................................................... 13
3.3 Set mode pins MD0-MD2 on the starterkit ............................................................. 14
3.4 Start the debugger without loading the target......................................................... 14
3.5 Setting the mode pin MD0 at dipswitch S1 (Figure 6) to OFF ................................ 15
3.6 Call the batch file ................................................................................................... 15
3.7 FAQ's .................................................................................................................... 17
Verify error at address 0x1FFFF8 ............................................................ 17
3.7.1
3.7.2 Verify error at address of area between 0x80000 and 0xFFFFF .............. 18
4 SETTING THE MB91FV360 TO INTERNAL ROM MODE AND PROGRAMMING THE
INTERNAL FLASH......................................................................................................... 19
4.1 Start debugging without programming the FLASH memory ................................... 19
4.2 Programming the internal FLASH memory ............................................................ 20
4.2.1 Routing of the chip select CS0 signal....................................................... 21
4.2.2 Generation of the binary file ..................................................................... 21
4.2.3 Adaption of prog_flash.prc file.................................................................. 21
4.2.4 Summary ................................................................................................. 22
5 APPENDIX ..................................................................................................................... 23
5.1 Comparison between debugging with external SRAM and internal FLASH memory
.............................................................................................................................. 23
5.2 Source Code of the procedure files........................................................................ 23
5.2.1 CS0_ADR_000000h.PRC ........................................................................ 23
5.2.2 CS0_ADR_180000h.PRC ........................................................................ 24
AN-910011-18
Contents
- 4 - © Fujitsu Microelectronics Europe GmbH