Supermicro X11DAC User Manual page 34

Table of Contents

Advertisement

Super X11DAC User's Manual
DIMM Population Table
Note. Unbalanced memory configuration decreases memory performance and is not
recommended for Supermicro motherboards.
Memory Population Table for Intel Xeon Scalable-SP and
2nd Gen Intel Xeon Scalable-SP Processors
Memory Population Table for the X11DP Motherboard w/16 DIMM Slots Onboard
When 1 CPU is used:
1 CPU & 1 DIMM
1 CPU & 2 DIMMs
1 CPU & 3 DIMMs
1 CPU & 4 DIMMs
1 CPU & 5 DIMMs
(Unbalanced: not recommended)
1 CPU & 6 DIMM
1 CPU & 7 DIMMs
(Unbalanced: not recommended)
1 CPU & 8 DIMMs
(Unbalanced: not recommended)
When 2 CPUs are used:
2 CPUs & 2 DIMMs
2 CPUs & 4 DIMMs
2 CPUs & 6 DIMMs
2 CPUs & 8 DIMMs
2 CPUs & 10 DIMMs
2 CPUs & 12 DIMMs
2 CPUs & 14 DIMMs
(Unbalanced: not recommended)
2 CPUs & 16 DIMMs
(Unbalanced: not recommended)
Note: Please refer to the Memory Configuration User Guide for the X11 UP/DP/MP
Motherboards that is posted on our website for detailed information on memory sup-
port for this motherboard.
Memory Population Sequence
CPU1: P1-DIMMA1
CPU1: P1-DIMMA1/P1-DIMMD1
CPU1: P1-DIMMC1/P1-DIMMB1/P1-DIMMA1
CPU1: P1-DIMMB1/P1-DIMMA1/P1-DIMMD1/P1-DIMME1
CPU1: P1-DIMMC1/P1-DIMMB1/P1-DIMMA1/P1-DIMMD1/P1-DIMME1
CPU1: P1-DIMMC1/P1-DIMMB1/P1-DIMMA1/P1-DIMMD1/P1-DIMME1/P1-DIMMF1
CPU1:P1-DIMMC1/P1-DIMMB1/P1-DIMMA1/P1-DIMMA2/P1-DIMMD1/P1-DIMME1/P1-DIMMF1
CPU1: P1-DIMMC1/P1-DIMMB1/P1-DIMMA1/P1-DIMMA2/P1-DIMMD2/P1-DIMMD1/P1-DIMME1/P1-DIMMF1
Memory Population Sequence
CPU1: P1-DIMMA1
CPU2: P2-DIMMA1
CPU1: P1-DIMMA1/P1-DIMMD1
CPU2: P2-DIMMA1/P2-DIMMD1
CPU1: P1-DIMMC1/P1-DIMMB1/P1-DIMMA1
CPU2: P2-DIMMC1/P2-DIMMB1/P2-DIMMA1
CPU1: P1-DIMMB1/P1-DIMMA1/P1-DIMMD1/P1-DIMME1
CPU2: P2-DIMMB1/P2-DIMMA1/P2-DIMMD1/P2-DIMME1
CPU1: P1-DIMMC1/P1-DIMMB1/P1-DIMMA1/P1-DIMMD1/P1-DIMME1/P1-DIMMF1
CPU2: P2-DIMMB1/P2-DIMMA1/P2-DIMMD1/P2-DIMME1
CPU1: P1-DIMMC1/P1-DIMMB1/P1-DIMMA1/P1-DIMMD1/P1-DIMME1/P1-DIMMF1
CPU2: P2-DIMMC1/P2-DIMMB1/P2-DIMMA1/P2-DIMMD1/P2-DIMME1/P2-DIMMF1
CPU1: P1-DIMMC1/P1-DIMMB1/P1-DIMMA1/P1-DIMMA2/P1-DIMMD1/P1-DIMME1/P1-DIMMF1
CPU2: P2-DIMMC1/P2-DIMMB1/P2-DIMMA1/P2-DIMMA2/P2-DIMMD1/P2-DIMME1/P2-DIMMF1
CPU1: P1-DIMMC1/P1-DIMMB1/P1-DIMMA1/P1-DIMMA2/P1-DIMMD2/P1-DIMMD1/P1-DIMME1/P1-DIMMF1
CPU2: P2-DIMMC1/P2-DIMMB1/P2-DIMMA1/P2-DIMMA2/P2-DIMMD2/P2-DIMMD1/P2-DIMME1/P2-DIMMF1
34

Advertisement

Table of Contents
loading

Table of Contents