Table of Contents
Advertisement
AWARD BIOS Description
• EDO DRAM Write
Burst
• DRAM ECC
Select
• CPU-To-PCI
IDE Posting
• System BIOS
Cacheable
• Video BIOS
Cacheable
• Video RAM
Cacheable
• 8 Bit I/ O Recovery
Time
• 16 Bit I / O
Recovery Time
• Memory Hole At
15M-16M
• Passive Release
• Delayed Transaction
• AGP Aperture Size
(MB)
• SDRAM RAS-To-
CAS Delay
• SDRAM RAS
Time
• SDRAM CAS
Latency Time
Power Management Setup
Power Management
PM Control by APM
Video Off Method
Video Off After
3 - 8
× 2 2 2,
The DRAM write burst timing depends on the type
× 3 3 3,
of DRAM on a per-row basis. Slower rates may be
required to support slower DRAM.
Provides the ECC (Error Checking and Correction)
ECC
function.
Disables the ECC / EC function.
Disabled
Enables CPU-To-PCI write posting.
Enabled
Disables CPU-To-PCI write cycles to IDE.
Disabled
Enabled
Beside conventional memory, the system BIOS area
is also cacheable.
The system BIOS area is not cacheable.
Disabled
Beside conventional memory, video BIOS area is
Enabled
also cacheable.
Video BIOS area is not cacheable.
Disabled
Beside conventional memory, video RAM area is
Enabled
also cacheable.
Video BIOS area is not cacheable.
Disabled
Defines the ISA Bus 8 bit I/O operating recovery
1∼ 8
time.
NA
8 bit I/O recovery time does not exist.
Defines the ISA Bus 16 bit I/O operating recovery
1∼ 4
time.
16 bit I/O recovery time does not exist.
NA
Memory Hole at 15-16M is reserved for expanded
Enabled
PCI card.
Do not set this memory hole.
Disabled
Default use is suggested.
Enabled
Disabled
Default use is suggested.
Disabled
Enabled
Sets the effective size of the Graphics Aperture to
4∼256
be used in the particular PAC Configuration.
Fast
RAS-To-CAS Delay time=2 HCLK
RAS-To-CAS Delay time=3 HCLK
Slow
RAS Time=2 HCLK
Fast
RAS Time=3 HCLK
Slow
Defines the CLT timing parameter of SDRAM
Fast
expressed in 66 MHz clocks. Latency Time=2
clocks
Latency Time=3 clocks
Slow
ROM PCI/ISA BIOS (2A69JQ1K)
POWER MANAGEMENT SETUP
AWARD SOFTWARE, INC.
:User Define
:Yes
:
V/H SYNC
+Blank
:Suspend
** Reload Global Timer Events **
IRQ [3-7, 9-15], NMI
Primary IDE 0
Primary IDE 1
:Enabled
:Disabled
:Disabled
Advertisement
Table of Contents
