Advanced Chipset Features - Beckhoff CB2051 Manual

Table of Contents

Advertisement

Advanced Chipset Features

4.5 Advanced Chipset Features
DRAM Timing Selectable
x CAS Latency Time
x DRAM RAS# to CAS# Delay
x DRAM RAS# Precharge
x Precharge delay (tRAS)
x System Memory Frequency
SLP_S4# Assertion Widtch
System BIOS Cacheable
Video BIOS Cacheable
Memory Hole At 15M-16M
► PCI Express Root Port Func
** VGA Setting **
PEG/Onchip VGA Control
On-Chip Frame Buffer Size
DVMT Mode
DVMT/FIXED Memory Size
Boot Display
Panel Scaling
Panel Number
↑↓→←:Move Enter:Select +/-/PU/PD:Value F10:Save ESC:Exit F1:Help
F5: Previous Values F6: Fail-Safe Defaults F7: Optimized Defaults
 DRAM Timing Selectable
Options:
By SPD / Manual
 CAS Latency Time
Options:
5 / 4 / 3 / 6 / Auto
 DRAM RAS# to CAS# Delay
Options:
2 / 3 / 4 / 5 / 6 / Auto
 DRAM RAS# Precharge
Options:
2 / 3 / 4 / 5 / 6 / Auto
 Precharge delay (tRAS)
Options:
Auto / 4 / 5 / 6 / 7 / 8 / 10 / 11 / 12 / 13 / 14 / 15
 System Memory Frequency
Options:
Auto / 533MHz / 667MHz
 SLP_S4# Assertion Width
Options:
4 to 5 Sec. / 3 to 4 Sec. / 2 to 3 Sec. / 1 to 2 Sec.
 System BIOS Cacheable
Options:
Enabled / Disabled
 Video BIOS Cacheable
Options:
Enabled / Disabled
 Memory Hole At 15M-16M
Options:
Enabled / Disabled
 PCI Express Root Port Func
Sub menu: see "PCI Express Root Port Function" (page 55)
 PEG/Onchip VGA Control
Options:
Onchip VGA / PEG Port / Auto
Beckhoff New Automation Technology CB2051
Phoenix – AwardBIOS CMOS Setup Utility
Advanced Chipset Features
[By SPD]
Auto
Auto
Auto
Auto
Auto
[4 to 5 Sec.]
[Enabled]
[Disabled]
[Disabled]
[Press Enter]
[Auto]
[ 8MB]
[DVMT]
[ 128MB]
[Auto]
[Auto]
[ 640x480]
Chapter: BIOS Settings
Item Help
page 53

Advertisement

Table of Contents
loading

Table of Contents