Advertisement
Table 79. REGISTER 0x75 − INTERRUPT MASK REGISTER 2 (POWER-ON DEFAULT [7:0] = 0x00)
Bit No.
Mnemonic
[0]
12 V/VC
[1]
OVT
[2]
FAN1
[3]
FAN2
[4]
FAN3
[5]
F4P
[6]
[7]
Table 80. REGISTER 0x76 − EXTENDED RESOLUTION REGISTER 1 (POWER-ON DEFAULT [7:0] = 0x00)
Bit No.
Mnemonic
[1:0]
2.5 V
[3:2]
V
[5:4]
V
[7:6]
5.0 V
1. If this register is read, this register and the registers holding the MSB of each reading are frozen until read.
Table 81. REGISTER 0x77 − EXTENDED RESOLUTION REGISTER 2 (POWER-ON DEFAULT [7:0] = 0x00)
Bit No.
Mnemonic
[1:0]
12 V
[3:2]
TDM1
[5:4]
LTMP
[7:6]
TDM2
1. If this register is read, this register and the registers holding the MSB of each reading are frozen until read.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
R/W
R/W
When Pin 21 is configured as a 12 V input, 12 V/VC = 1 masks SMBALERT for out-of-limit
conditions on the 12 V channel. When Pin 21 is programmed as VID5, this bit masks an
SMBALERT, if the VID5 VID code bit changes.
R/W
OVT = 1 masks SMBALERT for overtemperature THERM conditions.
R/W
FAN1 = 1 masks SMBALERT for a Fan 1 fault.
R/W
FAN2 = 1 masks SMBALERT for a Fan 2 fault.
R/W
FAN3 = 1 masks SMBALERT for a Fan 3 fault.
R/W
If Pin 14 is configured as TACH4, F4P = 1 masks SMBALERT for a Fan 4 fault. If Pin 14 is
configured as THERM, F4P = 1 masks SMBALERT for an exceeded THERM timer limit. If
Pin 14 is configured as GPIO, F4P = 1 masks SMBALERT when GPIO is an input and GPIO
is asserted.
D1
R/W
D1 = 1 masks SMBALERT for a diode open or short on a Remote 1 channel.
D2
R/W
D2 = 1 masks SMBALERT for a diode open or short on a Remote 2 channel.
R/W
Read-only
2.5 V LSBs. Holds the 2 LSBs of the 10-bit 2.5 V measurement.
Read-only
V
CCP
CCP
Read-only
V
LSBs. Holds the 2 LSBs of the 10-bit V
CC
CC
Read-only
5.0 V LSBs. Holds the 2 LSBs of the 10-bit 5.0 V measurement.
R/W
Read-only
12 V LSBs. Holds the 2 LSBs of the 10-bit 12 V measurement.
Read-only
Remote 1 temperature LSBs. Holds the 2 LSBs of the 10-bit Remote 1 temperature
measurement.
Read-only
Local temperature LSBs. Holds the 2 LSBs of the 10-bit local temperature measurement.
Read-only
Remote 2 temperature LSBs. Holds the 2 LSBs of the 10-bit Remote 2 temperature
measurement.
ADT7476A
LSBs. Holds the 2 LSBs of the 10-bit V
www.onsemi.com
64
Description
Description
measurement.
CCP
measurement.
CC
Description
(Note 1)
(Note 1)
Advertisement
