ON Semiconductor ADT7476AARQZ-R Manual page 54

Table 56. PWM MAXIMUM DUTY CYCLE (POWER-ON DEFAULT = 0xFF)
Register Address
0x38
0x39
0x3A
1. These registers set the maximum PWM duty cycle of the PWM output.
2. This register becomes read-only when the Configuration Register 1 Lock bit is set to 1. Any subsequent attempts to write to this register fail.
Table 57. REGISTER 0x40 − CONFIGURATION REGISTER 1 (POWER-ON DEFAULT = 0x04)
Bit No. Mnemonic
[0] STRT
(Notes 1, 2)
[1] LOCK
[2] RDY
[3] FSPD
[4] Vx1
[5] FSPDIS
[6] TODIS
[7] Reserved
1. Bit 0 (STRT) of Configuration Register 1 (0x40) remains writable after lock bit is set.
2. When monitoring (STRT) is disabled, PWM outputs always go to 100% for thermal protection.
Table 58. REGISTER 0x41 − INTERRUPT STATUS REGISTER 1 (POWER-ON DEFAULT = 0x00)
Bit No. Mnemonic
[0] 2.5 V/
THERM
[1] V
[2] V
[3] 5.0 V
[4] R1T
[5]
[6] R2T
[7] OOL
Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com.
Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from
R/W
R/W Maximum Duty Cycle for PWM1 Output, Default = 100% (0xFF)
R/W Maximum Duty Cycle for PWM2 Output, Default = 100% (0xFF)
R/W Maximum Duty Cycle for PWM3 Output, Default = 100% (0xFF)
R/W
Read/Write Logic 1 enables monitoring and PWM control outputs based on the limit settings
programmed.
Logic 0 disables monitoring and PWM control is based on the default powerup limit settings.
Note that the limit values programmed are preserved even if a Logic 0 is written to this bit
and the default settings are enabled. This bit does not become locked once Bit 1 (LOCK bit)
has been set.
Write once Logic 1 locks all limit values to their current settings. Once this bit is set, all lockable registers
become read-only and cannot be modified until the ADT7476A is powered down and
powered up again. This prevents rogue programs such as viruses from modifying critical
system limit settings. (Lockable.)
Read-only This bit is set to 1 by the ADT7476A to indicate that the device is fully powered-up and ready
to begin system monitoring.
R/W When set to 1, this bit runs all fans at max speed as programmed in the max PWM current
duty cycle registers (0x30 to 0x32). Power-on default = 0. This bit is not locked at any time.
R/W BIOS should set this bit to a 1 when the ADT7476A is configured to measure current from an
ADOPT ® VRM controller and to measure the CPU's core voltage. This bit allows monitoring
software to display CPU watts usage. (Lockable.)
R/W Logic 1 disables fan spin-up for two TACH pulses. Instead, the PWM outputs go high for the
entire fan spin-up timeout selected.
R/W When this bit is set to 1, the SMBus timeout feature is disabled. This allows the ADT7476A to
be used with SMBus controllers that cannot handle SMBus timeouts. This bit is lockable.
N/A Reserved. Do not write to this bit.
R/W
Read-only 2.5 V = 1 indicates that the 2.5 V high or low limit has been exceeded. This bit is cleared on a
read of the status register only if the error condition has subsided. If Pin 22 is configured as
THERM, this bit is asserted when the timer limit has been exceeded.
Read-only V = 1 indicates that the V
CCP CCP
a read of the status register only if the error condition has subsided.
Read-only V = 1 indicates that the V
CC CC
read of the status register only if the error condition has subsided.
Read-only A 1 indicates that the 5.0 V high or low limit has been exceeded. This bit is cleared on a read
of the status register only if the error condition has subsided.
Read-only R1T = 1 indicates that the Remote 1 low or high temperature has been exceeded. This bit is
cleared on a read of the status register only if the error condition has subsided.
LT Read-only LT = 1 indicates that the local low or high temperature has been exceeded. This bit is cleared
on a read of the status register only if the error condition has subsided.
Read-only R2T = 1 indicates that the Remote 2 low or high temperature has been exceeded. This bit is
cleared on a read of the status register only if the error condition has subsided.
Read-only OOL = 1 indicates that an out-of-limit event has been latched in Interrupt Status Register 2.
This bit is a logical OR of all status bits in Interrupt Status Register 2. Software can test this
bit in isolation to determine whether any of the voltage, temperature, or fan speed readings
represented by Interrupt Status Register 2 are out-of-limit, which eliminates the need to read
Interrupt Status Register 2 during every interrupt or polling cycle.
ADT7476A
(Note 1 and 2)
Description
Description
Description
high or low limit has been exceeded. This bit is cleared on
CCP
high or low limit has been exceeded. This bit is cleared on a
CC
www.onsemi.com
54