Advertisement
Fan Sync
When two ADT7476As are used in a system, it is possible
to synchronize them so that one PWM channel from each
device can be effectively OR'ed together to create a PWM
output that reflects the maximum speed of the two OR'ed
PWMs. This OR'ed PWM can in turn be used to drive a
chassis fan.
Standby Mode
The ADT7476A has been specifically designed to
respond to the STBY supply. In computers that support S3
and S5 states, the core voltage of the processor is lowered in
these states. When monitoring THERM, the THERM timer
should be disabled during these states.
When the V
CCP
the following occurs:
1. Status Bit 1 (V
is set.
2. SMBALERT is generated, if enabled.
3. THERM monitoring is disabled. The THERM
timer should hold its value prior to the S3 or S5
state.
Once the core voltage, V
limit, everything is re-enabled and the system resumes
normal operation.
XNOR Tree Test Mode
The ADT7476A includes an XNOR tree test mode. This
mode is useful for in-circuit test equipment at board-level
testing. By applying stimulus to the pins included in the
XNOR tree, it is possible to detect opens, or shorts, on the
system board.
The XNOR tree test is invoked by setting Bit 0 (XEN) of
the XNOR Tree Test Enable Register (0x6F).
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Arrow.com.
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
Downloaded from
voltage drops below the V
CCP
) in Interrupt Status Register 1
CCP
, goes above the V
CCP
ADT7476A
Figure 66 shows the signals that are exercised in the
XNOR tree test mode.
low limit,
low
CCP
Power-On Default
When the ADT7476A is powered up, monitoring is off by
default and the PWM outputs go to 100%. All necessary
registers then need to be configured via the SMBus for the
appropriate functions to operate.
www.onsemi.com
48
VID0
VID1
VID2
VID3
VID4
TACH1
TACH2
TACH3
TACH4
PWM2
PWM3
PWM1/XTO
Figure 66. XNOR Tree Test
Advertisement
