ON Semiconductor ADT7476AARQZ-R Manual page 55

Table 59. REGISTER 0x42 − INTERRUPT STATUS REGISTER 2 (POWER-ON DEFAULT = 0x00)
Bit No. Mnemonic
[0] 12 V/VC
[1] OVT
[2] FAN1
[3] FAN2
[4] FAN3
[5] F4P
[6]
[7]
Table 60. REGISTER 0x43 − VID/GPIO REGISTER (POWER-ON DEFAULT = 0x1F)
Bit No. Mnemonic
[4:0] VID[4:0]/
GPIO[4:0]
[5] VID5
[6] THLD
[7] VIDSEL
Table 61. VOLTAGE LIMIT REGISTERS
Register Address
0x44
0x45
0x46
0x47
0x48
0x49
0x4A
0x4B
0x4C
0x4D
1. Setting the Configuration Register 1 Lock bit has no effect on these registers.
2. High limits: An interrupt is generated when a value exceeds its high limit (> comparison). Low limits: An interrupt is generated when a value
is equal to or below its low limit (≤ comparison).
Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com. Arrow.com.
Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from Downloaded from
R/W
Read-only A 1 indicates that the 12 V high or low limit has been exceeded. This bit is cleared on a read
of the status register only if the error condition has subsided. If Pin 21 is configured as VID5,
this bit is the VID change bit. This bit is set when the levels on VID0 to VID5 are different
than they were 11 ms previously. This pin can be used to generate an SMBALERT whenever
the VID code changes.
Read-only OVT = 1 indicates that one of the THERM overtemperature limits has been exceeded. This
bit is cleared on a read of the status register when the temperature drops below
THERM − T
Read-only FAN1 = 1 indicates that Fan 1 has dropped below minimum speed or has stalled. This bit is
not set when the PWM1 output is off.
Read-only FAN2 = 1 indicates that Fan 2 has dropped below minimum speed or has stalled. This bit is
not set when the PWM2 output is off.
Read-only FAN3 = 1 indicates that Fan 3 has dropped below minimum speed or has stalled. This bit is
not set when the PWM3 output is off.
Read-only When Pin 14 is programmed as a TACH4 input, F4P = 1 indicates that Fan 4 has dropped
below minimum speed or has stalled. This bit is not set when the PWM3 output is off.
R/W When Pin 14 is programmed as the GPIO6 output, writing to this bit determines the logic
output of GPIO6. When GPIO6 is programmed as an input, this bit reflects the value read by
GPIO6.
Read-only If Pin 14 is configured as the THERM timer input for THERM monitoring, then this bit is set
when the THERM assertion time exceeds the limit programmed in the THERM timer limit
register (0x7A).
D1 Read-only D1 = 1 indicates either an open or short circuit on the Thermal Diode 1 inputs.
D2 Read-only D2 = 1 indicates either an open or short circuit on the Thermal Diode 2 inputs.
R/W
R/W The VID[4:0] inputs from the CPU indicate the expected processor core voltage. On
powerup, these bits reflect the state of the VID pins, even if monitoring is not enabled. When
Bit 4 of Configuration Register 5 (0x7C) = 1, these bits become general-purpose outputs. The
state of these bits then reflects the state of the appropriate GPIO pin.
R/W Reads VID5 from the CPU when Bit 7 = 1. If Bit 7 = 0, the VID5 bit always reads back 0
(power-on default).
R/W Selects the input switching threshold for the VID inputs.
THLD = 0 selects a threshold of 1 V (V
THLD = 1 lowers the switching threshold to 0.6 V (V
R/W VIDSEL = 0 configures Pin 21 as the 12 V measurement input (Default).
(Note 1)
R/W
R/W 2.5 V Low Limit
R/W 2.5 V High Limit
R/W V
CCP
R/W V
CCP
R/W V Low Limit
CC
R/W V High Limit
CC
R/W 5.0 V Low Limit
R/W 5.0 V High Limit
R/W 12 V Low Limit
R/W 12 V High Limit
ADT7476A
.
HYST
OL
Description (Note 2)
Low Limit
High Limit
www.onsemi.com
55
Description
Description
< 0.8 V, V > 1.7 V).
IH
< 0.4 V, V > 0.8 V).
OL IH
Power-On Default
0x00
0xFF
0x00
0xFF
0x00
0xFF
0x00
0xFF
0x00
0xFF