Siemens C541U User Manual page 49

8-bit cmos microcontroller
Table of Contents

Advertisement

In fact, the pullups mentioned before and included in figure 6-2 are pullup arrangements as shown
in figure 6-3. One n-channel pulldown FET and three pullup FETs are used:
=1
Q
Input Data
(Read Pin)
Figure 6-3
Output Driver Circuit of Ports 1 to 5 and 7
– The pulldown FET n1 is of n-channel type. It is a very strong driver transistor which is capable
of sinking high currents (
circuit to
V
must be avoided if the transistor is turned on, since the high current might destroy
DD
the FET. This also means that no "0" must be programmed into the latch of a pin that is used
as input.
– The pullup FET p1 is of p-channel type. It is activated for 1 state (S1) if a 0-to-1 transition is
programmed to the port pin, i.e. a "1" is programmed to the port latch which contained a "0".
The extra pullup can drive a similar current as the pulldown FET n1. This provides a fast
transition of the logic levels at the pin.
– The pullup FET p2 is of p-channel type. It is always activated when a "1" is in the port latch,
thus providing the logic high output level. This pullup FET sources a much lower current than
p1; therefore the pin may also be tied to ground, e.g. when used as input with logic low input
level.
– The pullup FET p3 is of p-channel type. It is only activated if the voltage at the port pin is
higher than approximately 1.0 to 1.5 V. This provides an additional pullup current if a logic high
level shall be output at the pin (and the voltage is not forced lower than approximately 1.0 to
1.5 V). However, this transistor is turned off if the pin is driven to a logic low level, e.g when
used as input. In this configuration only the weak pullup FET p2 is active, which sources the
I
current
. If, in addition, the pullup FET p3 is activated, a higher current can be sourced (
IL
Thus, an additional power consumption can be avoided if port pins are used as inputs with a
low level applied. However, the driving capability is stronger if a logic high level is output.
Semiconductor Group
Delay = 1 State
<
_
=1
I
); it is only activated if a "0" is programmed to the port pin. A short
OL
On-Chip Peripheral Components
1
p1
n1
V
SS
6-4
C541U
V
CC
p2
p3
Port
Pin
=1
MCS03230
1999-04-01
I
).
TL

Advertisement

Table of Contents
loading

Table of Contents