Sony BCU-100 Maintenance Manual page 198

Computing unit
Hide thumbs Also See for BCU-100:
Table of Contents

Advertisement

BKCU-EX1 (SY)
1
+2.5V
+3.3V
C210
C212
R222
10uF
0.1uF
IC203
100k
6.3V
IC202
(5/7)
IC202
R3112N221A-TR-FA
2
SN74LVC14APWR
SN74LVC14APWR
R221
0
GND
GND
VDD
1
11
10
13
OUT
4
5
NC
CD
GND
C211
R224
3
R376
0.0033uF
1k
1k
GND
GND
R377
Q201
0
DTC114EE-TL
007
RST_BOARD
R378
0
007
EP1C_CNF_DONE
Q200
DTC114EE-TL
+12V
C200
0.1uF
25V
+3.3V
C201
R1
4.7uF
16V
R209
IC202
(3/7)
R200
4.7k
2
5
100k
SN74LVC14APWR
VCC
8
3
4
9
8
RESET
2
R207
VS
IC202
(4/7)
R2
1
0
CT
SN74LVC14APWR
R201
GND
+3.3V
4.7k
4
C206
C204
220pF
0.1uF
R202
470
25V
C202
10uF
IC200
6.3V
R3112N281A-TR-FA
2
IC201
VDD
1
TL7700CPS-E20
OUT
4
5
NC
CD
GND
3
GND
CL212
CL211
+3.3V
+3.3V
+3.3V
FB200
001
PCI-Express_Sub
R380
R381
4.7k
4.7k
3
2
VCC
1B1
3
SMCLK
1B2
5
2B1
6
SMDAT
2B2
R215
11
0
3B1
10
WAKE#
NM
3B2
14
4B1
PERST#
13
4B2
1
007
I2CSEL
S
15
OE
GND
GND
003
REFCLK_CTRL
R212
+3.3V
4.7k
4
R210
R213
10k
4.7k
R214
10k
REFCLK+
REFCLK-
002
REFCLK1+
002
REFCLK1-
REFCLK_OE1
to PCI_FPGA
003
REFCLK2+
003
REFCLK2-
R287
R288
REFCLK_ BYPASS/PLL
47
47
REFCLK_SCLK
REFCLK_SDATA
R211
GND
1k
GND
NM
GND
5
001
PCI-Express
A
B
RESET
+3.3V
+3.3V
C214
C218
0.1uF
0.1uF
IC207
(6/7)
TC7SZ08FU(TE85R)
5
5
12
2
VCC
4
2
VCC
4
A
Y
A
Y
RESET
R246
22
1
1
IC206
B
B
PowerCTRL_PHY
TC7SZ08FU(TE85R)
GND
GND
R243
R382
3
3
22
0
NM
R242
22
003,004
+3.3V
C219
0.1uF
+1.25VTT
VCC
IC202 (7/7)
GND
SN74LVC14APWR
C286
0.1uF
C287
0.1uF
C288
0.1uF
C289
0.1uF
C290
+3.3V
0.1uF
C205
0.1uF
R208
GND
100k
IC202
(1/7)
R206
SN74LVC14APWR
0
GND
GND
1
2
5
6
RESTART
007
R205
1k
IC202
(2/7)
SN74LVC14APWR
C203
0.022uF
S200
PP1_TX
GND
GND
+3.3V
C213
0.01uF
R223
R225
R226
R227
4.7k
4.7k
10k
10k
16
GND
4
1A
L_SMCLK
003,007
7
2A
L_SMDAT
003,007
9
3A
L_WAKE#
003
12
4A
L_PERST#
003,007
IC204
SN74CBTLV3257PWR
8
+3.3V
R235
+3.3V
C300
C299
10k
0.1uF
10uF
FB201
R233
R237
TSSOP
10k
10k
IC205
R232
GND
FB202
ICS9DB104BGLFT
10k
C207
NM
0.01uF
1
28
VDD1
VDDA
2
27
C215
0.01uF
R239
SRC_IN
GNDA
470
CL202
3
26
SRC_IN#
IREF
CL203
4
25
GND1
GND2
C208
0.01uF
GND
5
24
VDD2
VDD5
6
23
C216
0.01uF
DIF_1
DIF_6
R217
33
7
22
DIF_1#
DIF_6#
R218
33
8
21
REFCLK_OE6
OE_1
OE_6
9
20
DIF_2
DIF_5
R219
33
33
10
19
R230
DIF_2#
DIF_5#
R220
33
33
11
18
R231
VDD3
VDD4
C209
0.01uF
12
17
C217
0.01uF
REFCLK_BW_HIGH /Low
BYPASS#/PLL
HIGH_BW#
13
16
REFCLK_SRC_STOP
SCLK
SRC_STOP#
14
15
REF_CLK_PD
SDATA
PD#
R236
R234
GND
1k
1k
NM
NM
GND
R244
R245
47
47
GND
C
MEM-126 (2/7)
MEM-126 (2/7)
SUFFIX: -12
SUFFIX: -12
+1.8V_PHYD
+2.5V
R297
C291
R301
C292
GND
4.7k
0.1uF
4.7k
0.1uF
GND
GND
007
001
C229
C220
0.1uF
0.1uF
R298
R302
4.7k
4.7k
PIPE_IF1
GND
R247
47
47
PP1_TXDA[7]
PP1_TXDA[7]
TXDA7[C17]
R248
47
106
PP1_TXDA[6]
PP1_TXDA[6]
TXDA6[C16]
R249
198
47
PP1_TXDA[5]
PP1_TXDA[5]
TXDA5[E14]
R250
47
156
PP1_TXDA[4]
PP1_TXDA[4]
TXDA4[D15]
R251
47
PP1_TXDA[3]
PP1_TXDA[3]
199
TXDA3[D14]
R252
104
47
PP1_TXDA[2]
PP1_TXDA[2]
TXDA2[E16]
R253
47
158
PP1_TXDA[1]
PP1_TXDA[1]
TXDA1[C14]
R254
47
PP1_TXDA[0]
PP1_TXDA[0]
200
TXDA0[D13]
155
PP1_TXDKA
PP1_TXDKA
TXDKA[E15]
R255
47
144
PP1_TXIDLEA
TXIDLEA[R14]
R256
47
154
PP1_TXCMPA
PP1_TXCMPA
TXCMPA[F15]
R257
47
96
PP1_TXDB[7]
PP1_TXDB[7]
TXDB7[N16]
R258
149
47
PP1_TXDB[6]
PP1_TXDB[6]
TXDB6[L15]
R259
47
37
PP1_TXDB[5]
PP1_TXDB[5]
TXDB5[N17]
R260
47
PP1_TXDB[4]
PP1_TXDB[4]
148
TXDB4[M15]
R261
97
47
PP1_TXDB[3]
PP1_TXDB[3]
TXDB3[M16]
R262
47
193
PP1_TXDB[2]
PP1_TXDB[2]
TXDB2[K14]
R263
47
PP1_TXDB[1]
PP1_TXDB[1]
98
TXDB1[L16]
R264
47
39
PP1_TXDB[0]
PP1_TXDB[0]
TXDB0[L17]
99
PP1_TXDKB
PP1_TXDKB
TXDKB[K16]
R265
47
142
PP1_TXIDLEB
TXIDLEB[R12]
R266
47
192
PP1_TXCMPB
PP1_TXCMPB
TXCMPB[L14]
R267
134
47
PP1_TXDC[7]
PP1_TXDC[7]
TXDC7[R4]
R268
47
80
PP1_TXDC[6]
PP1_TXDC[6]
TXDC6[T3]
R269
47
PP1_TXDC[5]
PP1_TXDC[5]
135
TXDC5[R5]
R270
18
47
PP1_TXDC[4]
PP1_TXDC[4]
TXDC4[U2]
R271
47
181
PP1_TXDC[3]
PP1_TXDC[3]
TXDC3[P6]
R272
47
PP1_TXDC[2]
PP1_TXDC[2]
81
TXDC2[T4]
R273
47
136
PP1_TXDC[1]
PP1_TXDC[1]
TXDC1[R6]
R274
47
20
PP1_TXDC[0]
PP1_TXDC[0]
TXDC0[U4]
182
PP1_TXDKC
PP1_TXDKC
TXDKC[P7]
R275
47
24
PP1_TXIDLEC
TXIDLEC[U8]
R276
47
133
PP1_TXCMPC
PP1_TXCMPC
TXCMPC[R3]
R277
47
126
PP1_TXDD[7]
PP1_TXDD[7]
TXDD7[H3]
R278
47
PP1_TXDD[6]
PP1_TXDD[6]
71
TXDD6[H2]
R279
127
47
PP1_TXDD[5]
PP1_TXDD[5]
TXDD5[J3]
R280
47
8
PP1_TXDD[4]
PP1_TXDD[4]
TXDD4[H1]
R281
174
47
PP1_TXDD[3]
PP1_TXDD[3]
TXDD3[J4]
R282
47
9
PP1_TXDD[2]
PP1_TXDD[2]
TXDD2[J1]
R283
47
128
PP1_TXDD[1]
PP1_TXDD[1]
TXDD1[K3]
R284
73
47
PP1_TXDD[0]
PP1_TXDD[0]
TXDD0[K2]
129
PP1_TXDKD
PP1_TXDKD
TXDKD[L3]
R285
47
PP1_TXIDLED
84
TXIDLED[T7]
R286
47
7
PP1_TXCMPD
PP1_TXCMPD
TXCMPD[G1]
C221
0.1uF
PERp0
109
TXPA[B14]
C222
0.1uF
52
PERn0
TXNA[A14]
C223
0.1uF
113
PERp1
TXPB[B10]
C224
0.1uF
56
PERn1
TXNB[A10]
C225
0.1uF
PERp2
117
TXPC[B6]
C226
0.1uF
60
PERn2
TXNC[A6]
C227
0.1uF
65
PERp3
TXPD[B2]
C228
0.1uF
64
PERn3
TXND[A2]
R289
0
107
PETp0
RXPA[B16]
R290
50
PETn0
0
RXNA[A16]
PETp1
R291
0
111
RXPB[B12]
0
54
PETn1
R292
RXNB[A12]
R293
0
115
PETp2
RXPC[B8]
0
PETn2
R294
58
RXNC[A8]
R295
0
119
PETp3
RXPD[B4]
R296
0
62
PETn3
RXND[A4]
1
002
REFCLK1+
REFCLKP[A1]
2
002
REFCLK1-
REFCLKN[B1]
205
RTERM[D8]
R299
4.7k
R300
330
GND
5-68
5-68
D
E
PCI-Express PHY
+2.5V
GND
RXDA7[H16]
RXDA6[J16]
RXDA5[H14]
RXDA4[G17]
RXDA3[H15]
RXDA2[G16]
RXDA1[G15]
RXDA0[F16]
RXDKA[E17]
RXIDLEA[T13]
RXPLRA[U15]
RXVLDA[P12]
RXSTSA2[D17]
RXSTSA1[G14]
RXSTSA0[F14]
RXDB7[P13]
RXDB6[U16]
RXDB5[P14]
RXDB4[R15]
RXDB3[N14]
RXDB2[T16]
RXDB1[P15]
RXDB0[R16]
RXDKB[N15]
RXIDLEB[T12]
RXPLRB[U13]
RXVLDB[P11]
RXSTSB2[T17]
RXSTSB1[M14]
RXSTSB0[P17]
RXDC7[M2]
RXDC6[N3]
RXDC5[N1]
RXDC4[M4]
RXDC3[R1]
RXDC2[P3]
IC208
(1/1)
RXDC1[P2]
GL9714-REV.E
RXDC0[N4]
RXDKC[T1]
RXIDLEC[T8]
RXPLRC[T9]
RXVLDC[U7]
RXSTSC2[P4]
RXSTSC1[R2]
RXSTSC0[P5]
RXDD7[C2]
RXDD6[F4]
RXDD5[E4]
RXDD4[E3]
RXDD3[D3]
RXDD2[F3]
RXDD1[E2]
RXDD0[G4]
RXDKD[E1]
RXIDLED[P8]
RXPLRD[R8]
RXVLDD[U6]
RXSTSD2[G3]
RXSTSD1[F2]
RXSTSD0[H4]
OPMODE1[U10]
OPMODE0[R9]
PD0[T11]
PD1[P10]
TESTC[U11]
TESTD[T10]
TXDET/LPBK[R11]
PHYSTS[U5]
PCLK[T14]
SCC[R10]
RST_N[U12]
OSC25MI[D1]
OSC25MO[C1]
F
+1.8V_PHYA
GND
101
R304
22
PP1_RXDA[7]
R305
100
22
PP1_RXDA[6]
195
R306
22
PP1_RXDA[5]
R307
43
22
PP1_RXDA[4]
R308
22
152
PP1_RXDA[3]
102
R309
22
PP1_RXDA[2]
R310
153
22
PP1_RXDA[1]
R311
22
103
PP1_RXDA[0]
45
R312
22
PP1_RXDKA
R313
90
22
PP1_RXIDLEA
31
PP1_RXPLRA
187
R314
22
PP1_RXVLDA
R315
22
46
PP1_RXSTSA[2]
196
R316
22
PP1_RXSTSA[1]
R317
197
22
PP1_RXSTSA[0]
188
R318
22
PP1_RXDB[7]
R319
32
22
PP1_RXDB[6]
R320
22
189
PP1_RXDB[5]
145
R321
22
PP1_RXDB[4]
R322
190
22
PP1_RXDB[3]
93
R323
22
PP1_RXDB[2]
146
R324
22
PP1_RXDB[1]
R325
22
94
PP1_RXDB[0]
147
R326
22
PP1_RXDKB
R327
89
22
PP1_RXIDLEB
29
PP1_RXPLRB
186
R328
22
PP1_RXVLDB
R329
34
22
PP1_RXSTSB[2]
R330
22
191
PP1_RXSTSB[1]
36
R331
22
PP1_RXSTSB[0]
PP1_RX
75
R332
22
PP1_RXDC[7]
131
R333
22
PP1_RXDC[6]
R334
22
13
PP1_RXDC[5]
177
R335
22
PP1_RXDC[4]
R336
15
22
PP1_RXDC[3]
R337
22
132
PP1_RXDC[2]
77
R338
22
PP1_RXDC[1]
R339
178
22
PP1_RXDC[0]
16
R340
22
PP1_RXDKC
85
R341
22
PP1_RXIDLEC
86
PP1_RXPLRC
23
R342
22
PP1_RXVLDC
R343
179
22
PP1_RXSTSC[2]
R344
22
78
PP1_RXSTSC[1]
180
R345
22
PP1_RXSTSC[0]
R346
22
66
PP1_RXDD[7]
171
R347
22
PP1_RXDD[6]
R348
170
22
PP1_RXDD[5]
123
R349
22
PP1_RXDD[4]
122
R350
22
PP1_RXDD[3]
R351
22
124
PP1_RXDD[2]
68
R352
22
PP1_RXDD[1]
R353
172
22
PP1_RXDD[0]
R354
5
22
PP1_RXDKD
183
R355
22
PP1_RXIDLED
138
PP1_RXPLRD
R356
22
22
PP1_RXVLDD
125
R357
22
PP1_RXSTSD[2]
R358
69
22
PP1_RXSTSD[1]
173
R359
22
PP1_RXSTSD[0]
+1.25VTT
26
PP1_OPMODE[1]
139
PP1_OPMODE[0]
88
PP1_PD[0]
+2.5V
R379
47
185
PP1_PD[1]
PP1_TESTC
NM
27
R362
4.7k
PP1_TESTC
PP1_TESTC
87
R363
4.7k
PP1_TESTD
PP1_TESTD
141
PP1_TXDET/LPBK
21
22
R360
PP1_PHYSTS
91
R361
22
PP1_PCLK
140
PP1_SCC
28
R375
0
R364
1k
PP1_RST_N
PP1_RST_N
R365
10k
NM
PP1_OPMODE[1]
4
R366
1k
PP1_OPMODE[1]
3
R367
10k
NM
PP1_OPMODE[0]
R368
1k
PP1_OPMODE[0]
R303
R369
10k
NM
PP1_PD[0]
0
NM
R370
1k
PP1_PD[0]
R371
10k
PP1_PD[1]
R372
1k
NM
PP1_PD[1]
RST_PHY
007
R373
10k
PP1_SCC
R374
1k
NM
PP1_SCC
GND
MEM-126 (2/7)
BOARD NO. 1-878-655-12
SJXA-662_MEM-126_002_2
BCU-100 MM
G
H

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents