Sony BCU-100 Maintenance Manual page 196

Computing unit
Hide thumbs Also See for BCU-100:
Table of Contents

Advertisement

BKCU-EX1 (SY)
1
7
007
CLK25M_PLD
CLK0/LVDSCLK1p[G1]
8
CLK1/LVDSCLK1n[H1]
R900
0
113
003,007
DBG_SMCLK
IO84/LVDS14n[C3]
R903
0
2
003,007
DBG_SMDAT
IO0/LVDS13n[B1]
195
to FPGA
003
RST_FPGA1_PCI
IO157/VREF0B1[G5]
159
to FPGA
003
RST_FPGA1
IO126[F4]
R901
0
114
002,003
L_SMCLK
IO85/LVDS12p/DQ0L0[D3]
R904
0
158
002,003
L_SMDAT
IO125/LVDS12n/DQ0L1[E4]
194
CL913
0.8
IO156/DPCLK1/DQS0L[F5]
115
CL914 0.8
IO86/LVDS11p/DQ0L2[E3]
63
002
RST_BOARD
IO38/LVDS11n/DQ0L3[D2]
64
R902
0
to GL9714
002
RST_PHY
IO39/LVDS10p[E2]
4
CL915
0.8
IO1/LVDS10n[D1]
116
CL916
0.8
IO87/LVDS9p[F3]
117
002,003
L_PERST#
IO88/LVDS9n[G3]
65
from RESET IC
002,007
RESET
IO40/LVDS8p[F2]
5
002
RESTART
IO2/LVDS8n[E1]
66
CFG_PROGRAM_1
IO41/LVDS7p[G2]
6
CFG_DATA
IO3/LVDS7n/DM0L[F1]
CFG_CCLK_1
196
IO158/VREF1B1[H5]
R905
2
22
004,007
FPGA_PLD
39
007
CLK100M_PLD
CLK3/LVDSCLK2n[H16]
40
007
EPR_JTAG_TCK
CLK2/LVDSCLK2p[G16]
175
LD0
Rev006
IO139/LVDS51n[N13]
135
LD1
IO104/LVDS51p[P14]
88
LD2
IO61/LVDS50n[P15]
32
LD3
IO18/LVDS50p[R16]
89
LD4
IO62/LVDS49n/DQ1R7[N15]
34
LD5
IO19/LVDS49p[N16]
209
LD6
IO170/VREF2B3[K12]
139
LD7
IO108/DQ1R6[K14]
208
LD8
IO169/DPCLK5/DQS1R[L12]
136
LD9
IO105/LVDS48n/DQ1R5[N14]
176
LD10
IO140/LVDS48p/DQ1R4[M13]
137
LD11
IO106/LVDS47n[M14]
177
LD12
IO141/LVDS47p[L13]
3
90
LD13
IO63/LVDS46n[M15]
35
LD14
IO20/LVDS46p[M16]
LD15
138
IO107/LVDS45n[L14]
91
IO64/LVDS45p[L15]
36
IO21/LVDS44n[L16]
LA24
37
IO22/LVDS44p[K16]
92
LA23
IO65/PLL2_OUTn[K15]
38
LA22
IO23/PLL2_OUTp[J16]
CL911
74
205
FLS_D15
IO47/LVDS71p[R2]
IO166/VREF1B4[M10]
FLS_D14
17
81
IO10/LVDS71n[T2]
IO54/LVDS61p/DM1B[R9]
4
75
24
FLS_D13
IO48/LVDS70p[R3]
IO14/LVDS61n[T9]
125
130
FLS_D12
IO94/LVDS70n[P4]
IO99/LVDS60p[P9]
76
171
FLS_D11
IO49/LVDS69p[R4]
IO135/LVDS60n[N9]
19
82
FLS_D10
IO11/LVDS69n[T4]
IO55/LVDS59p[R10]
77
26
FLS_D9
IO50/LVDS68p/DQ1B7[R5]
IO15/LVDS59n[T11]
126
172
FLS_D8
IO95/LVDS68n/DQ1B6[P5]
IO136/LVDS58p[N10]
200
131
FLS_D7
IO161/DPCLK7/DQS1B[M5]
IO100/LVDS58n[P10]
201
83
FLS_D6
IO162/VREF2B4[M6]
IO56/LVDS57p[R11]
167
132
FLS_D5
IO131/LVDS67p[N5]
IO101/LVDS57n[P11]
168
173
FLS_D4
IO132/LVDS67n/DQ1B5[N6]
IO137/LVDS56p[N11]
127
174
FLS_D3
IO96/LVDS66p/DQ1B4[P6]
IO138/LVDS56n[N12]
78
204
FLS_D2
IO51/LVDS66n[R6]
IO165[M9]
202
206
FLS_D1
IO163[M7]
IO167/VREF0B4[M11]
21
207
FLS_D0
IO12/LVDS65p[T6]
IO168/DPCLK6[M12]
CL912
79
133
IO52/LVDS65n[R7]
IO102/LVDS55p/DQ1B3[P12]
0.8
FLS_BUSY
128
84
IO97/LVDS64p[P7]
IO57/LVDS55n/DQ1B2[R12]
169
28
IO133/LVDS64n[N7]
IO16/LVDS54p/DQ1B1[T13]
80
85
FLS_BYTE
IO53/LVDS63p[R8]
IO58/LVDS54n/DQ1B0[R13]
23
86
IO13/LVDS63n[T8]
IO59/LVDS53p[R14]
170
134
FLS_CS1
IO134/LVDS62p[N8]
IO103/LVDS53n[P13]
129
30
FLS_OE
IO98/LVDS62n[P8]
IO17/LVDS52p[T15]
203
87
FLS_WE
IO164[M8]
IO60/LVDS52n[R15]
5
IC2
(4/5)
EP1C6F256C6N(300)
+3.3V
R915
002,007
RESET
A
B
FPGA_CFG_BUS
003
9
CFG_D[0]
IO4/PLL1_OUTp[J1]
69
CFG_D[1]
IO42/PLL1_OUTn[K2]
121
CFG_D[2]
IO90[L3]
10
CFG_D[3]
IO5/LVDS6p[K1]
11
CFG_D[4]
IO6/LVDS6n[L1]
70
CFG_D[5]
IO43/LVDS5p[L2]
12
CFG_D[6]
IO7/LVDS5n[M1]
13
CFG_D[7]
IO8/LVDS4p[N1]
71
CFG_BUSY
IO44/LVDS4n[M2]
72
RB900
IO45/LVDS3p/DQ0L4[N2]
10k
122
CFG_HSWAPEN
IO91/LVDS3n/DQ0L5[M3]
199
CFG_M1
IO160/DPCLK0[L5]
165
CFG_M0
IO129/LVDS2p/DQ0L6[M4]
S900
123
CFG_RDWR
IO92/LVDS2n/DQ0L7[N3]
198
1
2
IO159/VREF2B1[K5]
SW0
164
CFG_DONE_1
3
4
IO128[L4]
SW1
15
5
6
IO9/LVDS1p[R1]
SW2
73
7
8
CFG_CS_1
IO46/LVDS1n[P2]
SW3
124
9
10
IO93/LVDS0p[P3]
SW4
166
CFG_INIT_1
11
12
IO130/LVDS0n[N4]
SW5
13
14
SW6
15
16
SW7
IC2
(1/5)
EP1C6F256C6N(300)
GND
211
LA0
IO171/VREF1B3[H12]
142
LA1
IO109/LVDS43n/DM1R[G14]
181
LA2
IO143/LVDS43p[G13]
95
LA3
IO66/LVDS42n[G15]
41
LA4
IO24/LVDS42p[F16]
143
LA5
IO110/LVDS41n[F14]
182
LA6
IO144/LVDS41p[F13]
96
LA7
IO67/LVDS40n[F15]
42
LA8
IO25/LVDS40p[E16]
97
LA9
IO68/LVDS39n[E15]
43
LA10
IO26/LVDS39p[D16]
98
LA11
IO69/LVDS38n[D15]
144
LA12
IO111/LVDS38p/DQ1R3[E14]
EPR2
213
LA13
IO173/DPCLK4[F12]
183
LA14
IO145/LVDS37n/DQ1R2[E13]
145
LA15
IO112/LVDS37p/DQ1R1[D14]
180
LA16
IO142/DQ1R0[H13]
CN902
212
LA17
IO172/VREF0B3[G12]
1
VCC
45
LA18
IO27/LVDS36n[B16]
2
DATAOUT
99
LA19
3
ASDI
IO70/LVDS36p[C15]
146
LA20
IO113/LVDS35n[C14]
4
CIONF_DONE
184
LA21
IO146/LVDS35p[D13]
5
nCONFIG
6
DCLK
7
MODE
8
GND
IC2
(3/5)
9
nCE
EP1C6F256C6N(300)
FLASH
10
nCS
L5127
64MBit(8MByte)
C901
0.1uF
+3.3V
C900
C902
0.1uF
0.1uF
GND
0.8
37
VCC
13
45
FLS_A22
FLS_A22
FLS_D15
A21
DQ15/A-1
10
43
FLS_A21
FLS_A21
FLS_D14
A20
DQ14
9
41
FLS_A20
FLS_A20
FLS_D13
A19
DQ13
+3.3V
16
39
FLS_A19
FLS_A19
FLS_D12
A18
DQ12
17
36
FLS_A18
FLS_A18
FLS_D11
A17
DQ11
48
34
FLS_A17
FLS_A17
FLS_D10
A16
DQ10
1
32
FLS_A16
FLS_A16
FLS_D9
A15
DQ9
2
30
FLS_A15
FLS_A15
FLS_D8
A14
DQ8
3
44
FLS_A14
FLS_A14
FLS_D7
CFG_ASDO
A13
DQ7
4
42
FLS_A13
FLS_A13
FLS_D6
A12
DQ6
CFG_DCLK
5
40
FLS_A12
FLS_A12
FLS_D5
CFG_nCS
A11
DQ5
6
38
FLS_A11
FLS_A11
FLS_D4
A10
DQ4
7
35
FLS_A10
FLS_A10
FLS_D3
A9
DQ3
8
33
FLS_A9
FLS_A9
FLS_D2
A8
DQ2
18
31
FLS_A8
FLS_A8
FLS_D1
A7
DQ1
FLS_A7
FLS_A7
19
29
FLS_D0
A6
DQ0
20
FLS_A6
FLS_A6
A5
21
FLS_A5
FLS_A5
A4
FLS_A4
FLS_A4
22
A3
23
FLS_A3
FLS_A3
A2
24
FLS_A2
FLS_A2
A1
25
FLS_A1
FLS_A1
A0
26
FLS_CS1
CE
28
FLS_OE
OE
11
FLS_WE
WE
R920
47
FLS_BYTE
BYTE
10k
14
WP /ACC
12
RESET
15
10k
FLS_BUSY
RY/ BY
CL900
VSS1
VSS2
FLS_BUSY
0.8
27
46
R921
10k
GND
IC900
S29JL064H70TFI000-MEM122V01
C
MEM-122 (7/7)
MEM-122 (7/7)
SUFFIX: -12
SUFFIX: -12
004,007
FPGA_PLD
100
LBCTL
IO71/LVDS34n[B15]
47
LOE
IO28/LVDS34p[A15]
IO119/LVDS24n[C8]
101
LCS0
IO72/LVDS33n[B14]
IO151/LVDS24p[D8]
147
LCS1
IO114/LVDS33p[C13]
IO32/LVDS23n[A8]
LWE
102
IO73/LVDS32n/DQ0T0[B13]
IO78/LVDS23p[B8]
+3.3V
RB902
49
470
IO29/LVDS32p/DQ0T1[A13]
IO152/LVDS22n[D7]
103
1
2
D900
CL-196YG-CD-T
LED0
IO74/LVDS31n/DQ0T2[B12]
IO120/LVDS22p[C7]
148
3
4
D901
CL-196YG-CD-T
LED1
IO115/LVDS31p/DQ0T3[C12]
IO79/LVDS21n[B7]
5
6
D902
CL-196YG-CD-T
214
+3.3V
LED2
IO174/DPCLK3/DQS0T[E12]
IO33/LVDS21p[A6]
RB901
D903
215
7
8
CL-196YG-CD-T
10k
LED3
IO175/VREF0B2[E11]
217
1
2
D904
CL-196YG-CD-T
LED4
IO177[E9]
IO80/LVDS20n[B6]
3
4
D905
CL-196YG-CD-T
185
LED5
IO147/LVDS30n[D12]
IO121/LVDS20p[C6]
D906
186
5
6
CL-196YG-CD-T
LED6
IO148/LVDS30p[D11]
IO153/LVDS19n[D6]
149
7
8
D907
CL-196HR-CD-T
LED7
IO116/LVDS29n[C11]
IO154/LVDS19p[D5]
RB903
470
104
IO75/LVDS29p[B11]
IO180/VREF2B2[E6]
51
IO30/LVDS28n[A11]
IO155/DPCLK2[E5]
105
IO76/LVDS28p[B10]
IO122/LVDS18n/DQ0T4[C5]
150
IO117/LVDS27n[C10]
IO81/LVDS18p/DQ0T5[B5]
187
IO149/LVDS27p[D10]
IO34/LVDS17n/DQ0T6[A4]
53
IO31/LVDS26n[A9]
IO82/LVDS17p/DQ0T7[B4]
106
IO77/LVDS26p[B9]
IO123/LVDS16n[C4]
188
IO150/LVDS25n/DM0T[D9]
IO83/LVDS16p[B3]
151
R975
IO118/LVDS25p[C9]
0
216
IO176/VREF1B2[E10]
I2CSEL
002
IC2
(2/5)
EP1C6F256C6N(300)
+3.3V
C908
0.1uF
IC903
SN74CBTLV3257PWR
16
GND
4
VCC
2
1A
1B1
EPR_JTAG_TDI
007
3
1B2
7
5
2A
2B1
EPR_JTAG_TDO
007
6
2B2
9
11
3A
3B1
EPR_JTAG_TMS
007
10
3B2
12
14
4A
4B1
EPR_JTAG_TCK
007
13
4B2
R938
10k
1
+3.3V
NM
S
15
R934
OE
0
GND
+3.3V
8
R935
0
NM
Q900
GND
DTC114EE-TL
R970
22
NM
R931
R971
22
10k
R972
GND
22
+3.3V
R973
22
"L" JTAG Mode
"H" Serial Mode
R928
22
CFG_nCE
CFG_ASDO
CFG_nCS
R929
CFG_CONF_DONE
12
11
22
CFG_nCONFIG
GND
CFG_DCLK
R948
10k
GND
RB905
10k
C903
C904
0.1uF
0.1uF
GND
R939
0
CFG_nCONFIG
R940
0
CFG_nCE
5
2
R941
0
ASDI
DATA
6
R942
0
CFG_DCLK
DCLK
1
R943
0
CFG_CONF_DONE
CS
CFG_INIT_DONE
R944
0
IC901
EPCS4SI8N(15)-MEM122V01
CFG_nCS
R945
0
GND
CFG_ASDO
R946
0
R947
10k
R949
GND
002,007
RESET
+3.3V
Logic Change
R955
470
+3.3V
C922
0.1uF
D908
CL-196YG-CD-T
5
R974
GND
0
1
VCC
4
CFG_CONF_DONE
B
Y
2
CFG_INIT_DONE
A
IC904
GND
TC7SZ00FU(TE85R)
3
GND
5-66
5-66
D
E
+3.3V
BOARD REVISION
218
R906
R908
R910
R912
IO178[E8]
10k
10k
10k
10k
152
0
1
2
3
189
-01
1
0
0
0
-11
0
1
0
0
54
107
190
153
0
1
2
3
108
CL917
0.8
56
R909
R911
R913
CL918
R907
CL909
1k
1k
1k
219
0.8
1k
NM
0.8
IO179[E7]
109
CL919
0.8
154
CL920
GND
CL910
191
0.8
Rev008
0.8
EPR_JTAG_TDI
007
192
EPR_JTAG_TDO
007
220
EPR_JTAG_TCK
007
193
EPR_JTAG_TMS
007
155
110
+3.3V
PowerCTRL_3
001
58
PowerCTRL_2
001
111
C932
PowerCTRL_1
001
FB900
0.1uF
156
PowerCTRL_0
001
112
GND
4
R956
10k
VDD
1
3
CONT
OUT
GND
2
X900
Q2859
100MHz
+1.5V
GND
C923
10uF
6.3V
55
1
VCCINT4[A7]
GND1[A1]
52
46
VCCINT3[A10]
GND6[A16]
252
57
C924
VCCINT10[G8]
GND8[A5]
0.1uF
250
50
VCCINT9[G10]
GND7[A12]
242
221
C925
VCCINT5[H7]
GND9[F6]
0.1uF
256
239
VCCINT12[H9]
GND18[F8]
254
238
C926
VCCINT11[J8]
GND17[F9]
+3.3V
0.1uF
248
236
VCCINT8[J10]
GND16[F11]
244
241
C927
VCCINT6[K7]
GND19[G7]
C933
0.1uF
246
251
FB901
0.1uF
VCCINT7[K9]
GND24[G9]
22
235
C928
VCCINT1[T7]
GND15[G11]
0.1uF
25
253
GND
GND
VCCINT2[T10]
GND25[H8]
+3.3V
249
R957
4
C911
GND23[H10]
10k
47uF
6.3V
VDD
3
243
1
3
CONT
OUT
VCCIO1_1[C1]
GND20[J7]
0.1uF
222
255
GND
C912
VCCIO1_3[G6]
GND26[J9]
X901
2
C913
0.1uF
14
225
25MHz
VCCIO1_2[P1]
GND10[K6]
Q2859
245
GND
GND21[K8]
C914
0.1uF
48
247
VCCIO2_1[A14]
GND22[K10]
0.1uF
237
226
C915
VCCIO2_3[F10]
GND11[L6]
+1.5V
C916
0.1uF
240
228
VCCIO2_4[F7]
GND12[L8]
59
229
VCCIO2_2[A3]
GND13[L9]
231
L900
GND14[L11]
0.1uF
4.7uH
C917
33
16
VCCIO3_1[P16]
GND2[T1]
C931
C918
0.1uF
232
20
10uF
VCCIO3_3[K11]
GND3[T5]
44
27
6.3V
VCCIO3_2[C16]
GND4[T12]
31
GND5[T16]
C919
0.1uF
18
C929
VCCIO4_1[T3]
0.1uF
227
223
GND
1000pF
C920
VCCIO4_3[L7]
VCCA_PLL1_1[H6]
0.1uF
C921
230
224
VCCIO4_4[L10]
GNDA_PLL1_1[J6]
29
197
VCCIO4_2[T14]
GNDG_PLL1_1[J5]
+3.3V
GND
C930
1000pF
140
234
TCK_3[J14]
VCCA_PLL2_3[H11]
R950
10k
141
233
TDI_3[H14]
GNDA_PLL2_3[J11]
94
210
GND
TDO_3[H15]
GNDG_PLL2_3[J12]
+3.3V
R951
10k
93
TMS_3[J15]
GND
R953
0
119
MSEL0_1[J3]
68
MSEL1_1[J2]
R954
0
GND
003
JTAG
118
nCONFIG_1[H3]
161
nCEO_1[H4]
162
nCE_1[J4]
TDO_PLD
179
nSTATUS_3[J13]
67
DATA0_1[H2]
163
DCLK_1[K4]
178
CONF_DONE_3[K13]
TDO_FPGA1
157
IO124/LVDS14p/INIT_DONE_1[D4]
62
IO37/LVDS13p/CLKUSR_1[C2]
160
CL907
0.8
TMS
IO127/nCSO_1[G4]
120
IO89/ASDO_1[K3]
R952
10k
60
IO35/LVDS15n/DEV_OE[A2]
61
TCK
IO36/LVDS15p/DEV_CLRn[B2]
CL908
0
0.8
IC2
(5/5)
NM
EP1C6F256C6N(300)
CNF_DONE
EP1C_CNF_DONE
002
F
+3.3V
R967
R966
4.7k
4.7k
DBG_SMCLK
003,007
DBG_SMDAT
003,007
+3.3V
FB902
C934
0.1uF
C935
0.1uF
GND
6
R958
R960
22
VDD3.3V
1
8
33
CLKIN
CLKOUT
3
CLK100M_PCI
1Y0
CLK100M_PCI
003
to PCI-FPGA
2
R961
1Y1
33
5
CLK100M_PLD
1Y2
CLK100M_PLD
007
to PLD
7
R962
1Y3
33
GND
IC905
4
CDCVF2505PWR
GND
+3.3V
FB903
C936
0.1uF
C937
0.1uF
GND
6
R959
R963
22
1
VDD3.3V
8
33
CLK25M_PHY
CLKIN
CLKOUT
CLK25M_PHY
002
to GL9714
3
CLK25M_PCI
1Y0
CLK25M_PCI
003
to PCI-FPGA
2
R964
1Y1
33
NM
5
CLK25M_PLD
1Y2
CLK25M_PLD
007
to PLD
7
R965
1Y3
33
GND
4
IC906
CDCVF2505PWR
GND
EPR
+3.3V
R927
0
R914
0
CN900
R922
R925
1k
1k
VCC(3.3/5V)
1
TRST
2
007
EPR_JTAG_TDI
TDI
3
007
EPR_JTAG_TDO
TDO
4
0
R916
TMS
5
TCK
6
R917
0
NM
007
EPR_JTAG_TMS
R918
MODE
7
0
GND
8
9 10
007
EPR_JTAG_TCK
D2134
R926
R919
1k
GND
0
GND
MEM-122 (7/7)
BOARD NO. 1-876-302-12
SJXA-662_MEM-122_008_7
BCU-100 MM
G
H

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents