Lcd Interface Pin Mapping - Epson S5U13706P00C100 User Manual

S1d13706 embedded memory lcd controller
Hide thumbs Also See for S5U13706P00C100:
Table of Contents

Advertisement

LCD Interface Pin Mapping

5 LCD Interface Pin Mapping
Monochrome
Pin
Connector
Name
Pin No.
4-bit
FPDAT0
1
driven 0
FPDAT1
3
driven 0
FPDAT2
5
driven 0
FPDAT3
7
driven 0
FPDAT4
9
D0
FPDAT5
11
D1
FPDAT6
13
D2
FPDAT7
15
D3
FPDAT8
17
driven 0
FPDAT9
19
driven 0
FPDAT10
21
driven 0
FPDAT11
23
driven 0
FPDAT12
25
driven 0
FPDAT13
27
driven 0
FPDAT14
29
driven 0
FPDAT15
31
driven 0
FPDAT16
4
driven 0
FPDAT17
6
driven 0
FPSHIFT
33
DRDY
35 & 38
FPLINE
37
FPFRAME
39
2, 8, 14, 20,
GND
26
PWMOUT
28
NC
30
VCC
32
+12V
34
NC
36
GPO
40
14
Table 5-1: LCD Signal Connector (H1)
Color Passive Panel
Passive
Single
Format 1 Format 2
8-bit
4-bit
8-bit
D0
driven 0
D0 (B5)
D1
driven 0
D1 (R5)
D2
driven 0
D2 (G4)
D3
driven 0
D3 (B3)
1
D4
D0 (R2)
D4 (R3)
1
D5
D1 (B1)
D5 (G2)
1
D6
D2 (G1)
D6 (B1)
1
D7
D3 (R1)
D7 (R1)
driven 0
driven 0
driven 0
driven 0
driven 0
driven 0
driven 0
driven 0
driven 0
driven 0
driven 0
driven 0
driven 0
driven 0
driven 0
driven 0
driven 0
driven 0
driven 0
driven 0
driven 0
driven 0
driven 0
driven 0
driven 0
driven 0
driven 0
driven 0
driven 0
driven 0
MOD
FPSHIFT2
2
GPO
(for controlling on-board LCD bias power supply on/off)
Note
1
These pin mappings use signal names commonly used for each panel type, however
signal names may differ between panel manufacturers. The values shown in brackets
represent the color components as mapped to the corresponding FPDATxx signals at
the first valid edge of FPSHIFT. For further FPDATxx to LCD interface mapping, see
the S1D13706 Hardware Functional Specification, document number
X31B-A-001-xx.
2
GPO on H1 can be inverted by setting JP4 to 2-3.
3
The Sharp HR-TFT MOD signal controls the panel power. This must not be confused
with the MOD signal used on many passive panels.
Seiko Epson Corporation
Single
8-bit
16-Bit
9-bit
1
1
1
D0 (G3)
D0 (R6)
1
1
1
D1 (R3)
D1 (G5)
1
1
1
D2 (B2)
D2 (B4)
1
1
1
D3 (G2)
D3 (R4)
1
1
1
D4 (R2)
D8 (B5)
1
1
1
D5 (B1)
D9 (R5)
1
1
1
D6 (G1)
D10 (G4)
1
1
1
D7 (R1)
D11 (B3)
1
driven 0
D4 (G3)
1
driven 0
D5 (B2)
driven 0
1
driven 0
D6 (R2)
driven 0
1
driven 0
D7 (G1)
driven 0
1
driven 0
D12 (R3)
driven 0
1
driven 0
D13 (G2)
driven 0
1
driven 0
D14 (B1)
driven 0
1
driven 0
D15 (R1)
driven 0
driven 0
driven 0
driven 0
driven 0
driven 0
driven 0
FPSHIFT
MOD
FPLINE
FPFRAME
GND
PWMOUT
Not connected
LCDVCC (3.3V / 5.0V)
+12V
Not connected
Color TFT Panel
Others
HR-TFT
12-bit
18-bit
R2
R3
R5
R1
R2
R4
R0
R1
R3
G2
G3
G5
G1
G2
G4
G0
G1
G3
B2
B3
B5
B1
B2
B4
B0
B1
B3
R0
R2
driven 0
R1
driven 0
R0
G0
G2
driven 0
G1
driven 0
G0
B0
B2
driven 0
B1
driven 0
B0
DRDY
S5U13706P00C100 Evaluation Board
Sharp
Epson
1
1
D-TFD
18-bit
18-bit
R5
R5
R4
R4
R3
R3
G5
G5
G4
G4
G3
G3
B5
B5
B4
B4
B3
B3
R2
R2
R1
R1
R0
R0
G2
G2
G1
G1
G0
G0
B2
B2
B1
B1
B0
B0
CLK
XSCL
no
GCP
connect
LP
LP
SPS
DY
3
2
MOD
GPO
Rev. 1.2

Advertisement

Table of Contents
loading

Table of Contents