Table of Contents
Advertisement
purpose 1-1
emulator configuration
break processor on write to ROM 4-17
clock selection 4-3
enable high speed access mode 4-9
enable watchdog timer 4-17
for example 2-6
loading 4-21
monitor entry after 4-4
monitor type selection 4-10
processor mode register address 4-7
respond to target system interrupts 4-16
restrict to real-time runs 4-5
saving 4-20
select chip 4-6
set up internal RAM address 4-7
set up internal ROM address 4-7
set up internal SFR address 4-7
stack pointer 4-8
target memory access size 4-16
trace background/foreground operation 4-17
trace DMA cycles 4-18
trace HOLD/HLDA cycles 4-19
trace refresh cycles 4-18
emulator configuration
display 16bit symbols 4-19
Emulator features
analyzer 1-4
breakpoints 1-6
coverage measurements 1-6
emulation memory 1-4
foreground and background monitor 1-5
processor reset control 1-6
register display/modify 1-5
restrict to real-time runs 1-6
single-step processor 1-6
Emulator limitations 1-7
Access to Internal RAM 1-7
accessing external memory in SFR area 1-8
clock speed 1-7
DMA support 1-7
Index-3
Advertisement
Table of Contents
