Usb Test; Rtc Test - Advantech ROM-5720 User Manual

Arm-based smarc 2.0 module with nxp i.mx8m arm cortex a53 processor
Table of Contents

Advertisement

4.1.7

USB test

USB disk test(2.0/3.0)
After insert usb disk to 2.0 or 3.0 port
root@imx8mqrom5720a1 : ~#
/:
Bus
04. Port
/:
Bus
03. Port
I__
Port
I__
Port
1:
I__
Port
1:
480M
/:
Bus
02. Port
I__
Port 1: Dev 2, If 0, Class=
5000M
/:
Bus
01. Port
Test (eg. if usb disk is /dev/sda)
# dd if=/dev/urandom of=data bs=1024
# dd if=/dev/sda of=backup bs=1024
# dd if=data of=/dev/sda bs=1024
# dd if=/dev/sda of=data1 bs=1024
# diff data data1
# dd if=./backup of=/dev/sda bs=1024
4.1.8

RTC Test

Disable RTC sync service
root@imx8mqrom5720a1 : ~#
root@imx8mqrom5720a1 : ~#
Set system time to current, then write to RTC
root@imx8mqrom5720a1 : ~#
Wed
Feb
17
Wed
Feb
17
Set one incorrect time, then read time from RTC to verify
root@imx8mqrom5720a1 : ~#
Sat
Jan
Wed
Feb
17
Sat
Jan
root@imx8mqrom5720a1 : ~#
Restore the RTC time to system time
root@imx8mqrom5720a1 : ~#
Web Feb 17
10 ?46 ?43
1susb
1:
Dev
1,
Class=root_hub,
1:
Dev
1,
Class=root_hub,
1:
Dev 2,
If
0,
Dev 3,
If
0,
Class=Hub,
Dev 4,
If
0,
Class=Mass
1:
Dev
1,
Class=root_hub,
1:
Dev
1,
Class=root_hub,
systemctl
systemctl
date
021710452016
10 : 45 : 00
UTC
2016
10 : 45 : 00
UTC
2016
date
010100002000
1
00 : 00 : 00
UTC
10 : 46 : 25
2016
1
00 : 00 : 00
UTC
hwclock -s
UTC
2016
-t
Dricer=xhci-hcd/1p,
Dricer=xhci-hcd/1p,
Class=Hub,
Driver=hub/4p,
Driver=hub/2p,
Storage,
Driver=usb-storage,
Dricer=xhci-hcd/1p,
Mass
Storage, Driver=usb-storage,
Dricer=xhci-hcd/1p,
count=1
count=1 skip=4096
count=1 seek=4096
count=1 skip=4096
count=1 seek=4096
stop
systemd-timesyncd
stop
ntpdate . service
&&
hwclock
&&
hwclock
2000
0 . 000000
seconds
2000
&&
date
21
5000M
480M
480M
480M
5000M
480M
-w
&&
date
-r
&&
date
ROM-5720 User Manual

Advertisement

Table of Contents
loading

Table of Contents