Definition
Zio SAI_D / SPI_B
interface
PD8 USART3_TX
PD9 USART3_RX
PG7 LPUART1_TX
PG8 LPUART1_RX
MCU VDD_USB
MCU VDDIO
MCU VDD_USB
LSE CLK selection
MCU VDDA
UM2581 - Rev 2
Bridge
(1)(2)
Setting
SB134
ON
OFF
SB139
ON
OFF
SB135
ON
OFF
SB123
ON
OFF
SB124
ON
OFF
SB125
ON
OFF
SB126
ON
OFF
SB127
ON
OFF
SB128
ON
OFF
SB168
ON
OFF
SB129
ON
OFF
SB130
ON
OFF
SB167
ON
OFF
SB132
ON
OFF
SB133
ON
OFF
SB146
ON
OFF
SB147/SB148
ON
OFF
SB149
ON
Comment
PB4 connected to Zio CN7 for SAI_D interface
PB4 not connected to Zio CN7 for SPI_B interface
PB4 connected to Zio CN7 for SPI_B interface
PB5 not connected to Zio CN7 for SPI_B interface: Reserved for
UCPD_DB1
PB5 connected to Zio CN7 for SPI_B interface, shared with for
UCPB_DB1
PD8 USART3_TX not connected to ARDUINO
PD8 USART3_TX connected to ARDUINO
PD8 USART3_TX not connected to STLK VCP TX
PD8 USART3_TX connected to STLK VCP TX
PD9 USART3_RX not connected to ARDUINO
PD9 USART3_RX connected to ARDUINO
PD9 USART3_RX not connected to STLK VCP RX
PD9 USART3_RX connected to STLK VCP RX
PG7 LPUART1_TX not connected to STLK VCP TX
PG7 LPUART1_TX connected to STLK VCP TX
Configuration to support debug with 1V8 mode
PG7 LPUART1_TX not connected to ARDUINO
PG7 LPUART1_TX connected to ARDUINO
PG7 LPUART1_TX not connected to morpho connector CN12
PG7 LPUART1_TX connected to morpho connector CN12
PG8 LPUART1_RX not connected to STLK VCP RX
PG8 LPUART1_RX connected to STLK VCP RX
Configuration to support debug with 1V8 mode
PG8 LPUART1_RX not connected to ARDUINO
PG8 LPUART1_RX connected to ARDUINO
PG8 LPUART1_RX not connected to morpho connector CN12
PG8 LPUART1_RX connected to morpho connector CN12
VDD_USB input not supplied
VDD_USB input connected to VDD
VDDIO input not supplied (no PG [2-15] I/O)
VDDIO input connected to VDD
VBAT input not supplied
VBAT input connected to VDD_MCU 3V3 or 1V8
LSE provided by External LSE CLK X2 (R34/R35) PC14 and
PC15 not connected to morpho connector
PC14 and PC15 connected to morpho connector, LSE NOT
provided by External LSE CLK X2
VDDA input not supplied by VDD
VDDA input connected to VDD (SB150 must be not connected)
UM2581
Solder bridge configuration
®
D1 TX
®
D1 TX
®
D0 RX
®
D0 RX
®
D1 TX
®
D1 TX
®
D0 RX
®
D0 RX
page 32/48
Need help?
Do you have a question about the STM32L5 Nucleo-144 board and is the answer not in the manual?
Questions and answers