Table of Contents
Advertisement
Features
I.
CPU
A. Internal performance
times Model 65
B. Instruction set
1. Decimal and binary
arithmetic
2.
Floating-point
arithmetic
3. Extended precision
floating-point
lJ.
New general purpose
instructions (NOVE
LONG. COMPARE I.ONG,
etc. )
5. High-speed mu1t:iply
6. STORE CPU ID.
STORE CHANNEL
][0,
HALT DEVICE
instructions
C. Overlap of
instruction fetching
and preparation wi
t~h
execution
D. Interval timer
E. TimE' of day clock
1
System/360
Model 65
Standard
standard
Not: available
Not: available
No1: available
No1: available
Instruction unit
normally prepares
one instruction at a
time.
Imprecise interrupts
occur only for
storage protection
violations.
Standard
16 .• 6 ms resolution
Not available
F. CPU retry
(hard'iliart~)
No
2 to 5
System/370
Model 165
standard
standard
Standard
Standard
Optional
Standard
Instruction unit can
process several
instructions while
execution unit
executes one
instruction.
Imprecise interrupts
occur on an attempt
to store at an
invalid processor
storage address or a
storage protected
location.
Standard
3.33 ms resolution
Standard
Standard
OS - Model 65
All languages except
FORTRAN support of
decimal arithmetic
All languages except
RPG
Mnemonics provided by
Assemblers F and H.
Subroutines in FORTRAN
Hand PL/I Optimizing
Supported
OS - Model 165
Same
Same
Subroutines and instruction
support provided by same
languages translators.
Assembler
LanguagE~
mnemonics for user use
Used by control program
supported except for time
of day requests
supported for time of day
requests
Advertisement
Chapters
Table of Contents
