Beckhoff CB1056 Manual page 84

Table of Contents

Advertisement

Chapter: BIOS Settings
4.4.1.1.1
PCI Express Root Port
Aptio Setup Utility - Copyright (C) 2012 American Megatrends, Inc.
Chipset
┌─────────────────────────────────────────────────────────────────┬────────────────────────────────┐
PCI Express Root Port 2
ASPM Support
URR
FER
NFER
CER
CTO
SEFE
SENFE
SECE
PME SCI
Hot Plug
PCIe Speed
Extra Bus Reserved
Reserved Memory
Prefetchable Memory
Reserved I/O
└─────────────────────────────────────────────────────────────────┴────────────────────────────────┘
Version 2.15.1236. Copyright (C) 2012 American Megatrends, Inc.
 PCI Express Root Port x
Options:
Disabled / Enabled
 ASPM Support
Options:
Disabled / L0s / L1 / L0sL1 / Auto
 URR
Options:
Disabled / Enabled
 FER
Options:
Disabled / Enabled
 NFER
Options:
Disabled / Enabled
 CER
Options:
Disabled / Enabled
 CTO
Options:
Disabled / Enabled
 SEFE
Options:
Disabled / Enabled
 SENFE
Options:
Disabled / Enabled
 SECE
Options:
Disabled / Enabled
 PME SCI
Options:
Disabled / Enabled
page 84
[Enabled]
[Auto]
[Disabled]
[Disabled]
[Disabled]
[Disabled]
[Disabled]
[Disabled]
[Disabled]
[Disabled]
[Enabled]
[Disabled]
[Auto]
0
10
10
4
Beckhoff New Automation Technology CB1056
│Control the PCI Express Root
│Port.
│────────────────────────────────│
│→←: Select Screen
│↑↓: Select Item
│Enter: Select
│+/-: Change Opt.
│F1: General Help
│F2: Previous Values
│F3: Optimized Defaults
│F4: Save & Exit
│ESC: Exit
Chipset

Advertisement

Table of Contents
loading

Table of Contents