I/O SPACE - BANK 3
OFFSET
C
EARLY RCV REGISTER
HIGH
BYTE
0
LOW
RCV
BYTE
DISCR
D
0
RCV DISCRD - Set to discard a packet being
received. This bit can be used in conjunction with
ERCV THRESHOLD and ERCV INT to process a
packet header while it is being received and sicard
it if the packet is not desired. Setting this bit will
only discard packets that are still in the process of
being received.
If the RCV DISCRD bit is set prior to the end of a
receive packet, RXOVRN bit in the Interrupt Status
Register will be set to indicate that the packet was
discarded and its memory released. If the receive
NAME
0
1
1
0
0
1
68
TYPE
READ/WRITE
0
0
ERCV THRESHOLD
1
1
packet is complete prior to the RCV DISCRD bit
being set, the packet is received normally and
RCV INT bit is set in the Interrupt Status Register.
The RCV DISCRD bit is self-clearing.
ERCV THRESHOLD - Threshold for ERCV
interrupt. Specified in 64 byte multiples. Whenever
the number of bytes written in memory for the
presently received packet exceeds the ERCV
THRESHOLD,
ERCV
INTERRUPT STATUS REGISTER is set.
SYMBOL
ERCV
1
1
1
1
INT
bit
of
the
Need help?
Do you have a question about the SMC91C95 and is the answer not in the manual?