Toshiba TXZ Reference Manual page 4

32-bit risc microcontroller
Table of Contents

Advertisement

5.2.5. [FCPSR0] (Flash Protect Status Register 0) .............................................................................................................. 69
5.2.6. [FCPSR1] (Flash Protect Status Register 1) .............................................................................................................. 70
5.2.7. [FCPSR3] (Flash Protect Status Register 3) .............................................................................................................. 71
5.2.8. [FCPSR4] (Flash Protect Status Register 4) .............................................................................................................. 71
5.2.9. [FCPSR6] (Flash Protect Status Register 6) .............................................................................................................. 72
5.2.10. [FCPMR0] (Flash Protect Mask Register 0) ............................................................................................................. 72
5.2.11. [FCPMR1] (Flash Protect Mask Register 1) ............................................................................................................. 73
5.2.12. [FCPMR3] (Flash Protect Mask Register 3) ............................................................................................................. 74
5.2.13. [FCPMR4] (Flash Protect Mask Register 4) ............................................................................................................. 75
5.2.14. [FCPMR6] (Flash Protect Mask Register 6) ............................................................................................................. 76
5.2.15. [FCSR1] (Flash Status Register 1) ........................................................................................................................... 76
5.2.16. [FCSWPSR] (Flash Memory SWAP Status Register) ............................................................................................... 77
5.2.17. [FCAREASEL] (Flash Area Selection Register)........................................................................................................ 78
5.2.18. [FCCR] (Flash Control Register) ............................................................................................................................... 79
5.2.19. [FCSTSCLR] (Flash Status Clear Register) ............................................................................................................. 79
5.2.20. [FCBNKCR] (Flash Bank Change Register) ............................................................................................................. 80
5.2.21. [FCBUFDISCLR] Flash Buffer Disable and Clear Register ...................................................................................... 80
6.
The programming method .......................................................................................................................... 81
Initialization ...................................................................................................................................................... 81
Mode Description ............................................................................................................................................. 81
Mode Determination ......................................................................................................................................... 82
Memory Map in Each Mode ............................................................................................................................. 82
How to Reprogramming the Flash ................................................................................................................... 82
6.5.1. (1-A) Procedure that a Programming Routine Stored in Flash memory ..................................................................... 83
6.5.1.1. Step-1 ........................................................................................................................................................................... 83
6.5.1.2. Step-2 ........................................................................................................................................................................... 84
6.5.1.3. Step-3 ........................................................................................................................................................................... 84
6.5.1.4. Step-4 ........................................................................................................................................................................... 85
6.5.1.5. Step-5 ........................................................................................................................................................................... 85
6.5.1.6. Step-6 ........................................................................................................................................................................... 86
6.5.2. (1-B) Procedure that a Programming Routine is Transferred from External Host ....................................................... 86
6.5.2.1. Step-1 ........................................................................................................................................................................... 86
6.5.2.2. Step-2 ........................................................................................................................................................................... 87
6.5.2.3. Step-3 ........................................................................................................................................................................... 87
6.5.2.4. Step-4 ........................................................................................................................................................................... 88
6.5.2.5. Step-5 ........................................................................................................................................................................... 88
6.5.2.6. Step-6 ........................................................................................................................................................................... 89
How to Reprogram the Flash in Single Boot Mode ......................................................................................... 90
6.6.1. Single Boot Mode ....................................................................................................................................................... 90
6.6.2. Mode Setting .............................................................................................................................................................. 91
6.6.3. Interface Specifications .............................................................................................................................................. 91
6.6.4. Restrictions on Memories ........................................................................................................................................... 92
6.6.5. Operation Command .................................................................................................................................................. 92
6.6.5.1. RAM transfer ................................................................................................................................................................. 92
6.6.5.2. Flash Memory Erasing .................................................................................................................................................. 92
2018-06-05
4 / 120
TXZ Family
Flash Memory
Rev. 2.0

Advertisement

Table of Contents
loading

Table of Contents