Motorola MC68360 User Manual page 14

27. Typo on Table 7-11.
On page 7-248, the last three entries of Table 7-11 were mistyped.The correct entries are:
SCC Base + 9E
SCC Base + A0
SCC Base + A2
28. Missing Bit in Ethernet Receive Buffer Descriptor.
On page 7-260, the figure of the receive buffer descriptor is not correct. The correct figure is:
OFFSET + 0 E —
OFFSET + 2
OFFSET + 4
OFFSET + 6
29. Replace the DEF Explanation.
On Page 7-263, section 7.10.23.19, the DEF—Defer Indication explanation should be
replaced with the following paragraph:
This frame was deferred before being successfully sent. Deferral means that the the
transmitter had to wait for carrier sense before sending because the line was busy. This is
not an indication of a collision; collisions are indicated in the Retry Count (RC).
30. Additional Information on Using TSA for Synchronization.
On Page 7-296, section 7.11.10.7, the second paragraph from the bottom is not sufficient
and should be replaced with the following paragraph:
Once the TEN bit is set in SMCMR, the SMC waits for the transmit FIFO to be loaded before
attempting to achieve synchronization. Once the transmit FIFO is loaded, synchronization
and transmission begin according to the following conditions.
If a buffer is made ready when the SMC is enabled, then the first byte will be placed in time
slot 1 if CLSN is set to 8 and slot 2 if CLSN is set to 16.
If a buffer has its SMC is enabled, then the first byte in the next buffer can appear in any time
slot associated with this channel.
If a buffer is ended with the L-bit set, then the next buffer can appear in any time slot
associated with this channel.
14
Freescale Semiconductor, Inc.
TADDR_H Word
TADDR_M Word
TADDR_L Word
W I L F —
RX DATA BUFFER POINTER
MC68360 USER'S MANUAL ERRATA
For More Information On This Product,
Go to: www.freescale.com
Temp Address (LSB)
Temp Address
2
Temp Address (MSB)
M — — LG NO
DATA LENGTH
SH CR OV CL
MOTOROLA