Intel INTELLEC Hardware Reference Manual page 72

Double density, diskette operating system
Table of Contents

Advertisement

Table 4-2
PIN LIST: P2 CONTROLLER CONNECTOR
PIN
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
SIGNAL
^^_
MK4
CLK1/
MK1
TP
SR CLK IN/
TP
CLK SR STB
USA
TRACKOO/
USB
MKO
DISK WPROT/
DRO/ (DR2/)
DOR/
DR1/ (DR3/)
WRT ERR/
SR OUT
SEL DR NRDY/
DEC OUT O/
SR DATA IN/
DATA SR STB/
SR DATA OUT
DEC OUT 5/
DEC OUT 4/
STB MEM IN
CLK2/
DEC OUT 7
MK3
DEC OUT 6
MK6
RD Rl/
TIME OUT
XFER REQ/
INT/
AZ
INDEX
SELECTED
GATE LOWER
MR/
FUNCTION
:
«t
'
Mask bit 4
<
Diskette controller clock 1
*
Mask bit 1
)
Test point
;
*---
*
Serial clock in line
Test point
Serial clock strobe
Unit select bit A
:
Track 00 detected
Unit select bit B
Mask bit 0
'
Disk write protected
Drive 0 ready or Drive 2 ready
Data overrun error
Drive 1 ready or drive 3 ready
'•".
Write error
Shift register out control level
Selected drive not ready
Control decoder output 0
Serial data in line
Serial data strobe
Serial data out line
.
I \
" *
i
Control decoder 5 output
'
""
'
Control decoder 4 output
,
Strobe memory data in
Diskette controller clock 2
Control decoder output 7
Mask bit 3
,
Control decoder output 6
Mask bit 6
'Read result type' channel command
10 msec, timing pulse
*
]
Controller requests INTELLEC System bus
Interrupt line
All zeros, valid CRC check
Index mark detected
Controller has control of INTELLEC System bus
Input low order data byte
Master reset
4-18

Advertisement

Table of Contents
loading

Table of Contents