Table of Contents
Advertisement
Chapter 7: BIOS
RTID (Record Types IDs)
This feature displays the total number of Record Type IDs for local and remote
pools. The options are Optimal and Alternate.
Hyper-threading
Select Enabled to support Intel Hyper-threading Technology to enhance CPU per-
formance. The options are Enabled and Disabled.
Active Processor Cores
Set to Enabled to use a processor's second core and above. (Please refer to Intel's
website for more information.) The options are All, 1, 2, 3, 4, and 5.
Limit CPUID Maximum
Use this feature to set the maximum CPU ID value. Enable this function to boot
the legacy operating systems that cannot support processors with extended CPUID
functions. The options are Enabled and Disabled (for the Windows OS).
Execute Disable Bit (Available if supported by the OS & the CPU)
Select Enabled to enable the Execute Disable Bit which will allow the processor
to designate areas in the system memory where an application code can execute
and where it cannot, thus preventing a worm or a virus from flooding illegal codes
to overwhelm the processor or damage the system during an attack. The default is
Enabled. (Refer to Intel and Microsoft Web sites for more information.)
Intel® AES-NI
Select Enable to use the Intel Advanced Encryption Standard (AES) New Instruc-
tions (NI) to ensure data security. The options are Enabled and Disabled.
MLC Streamer Prefetcher (Available when supported by the CPU)
If set to Enabled, the MLC (mid-level cache) streamer prefetcher will prefetch
streams of data and instructions from the main memory to Level 2 (L2) Cache to
improve CPU performance. The options are Disabled and Enabled.
MLC Spatial Prefetch (Available when supported by the CPU)
If this feature is set to Disabled, the MLC (mid-level cache) spatial prefetcher will
prefetch the cache line for 64 bytes. If this feature is set to Enabled, the MLC
(mid-level cache) spatial prefetcher will prefetch both cache lines for 128 bytes as
comprised. The options are Disabled and Enabled.
7-7
Advertisement
Table of Contents
