Philips CEM2100/00 Service Manual page 124

1.1 Features
8. 8-bit timer counter : 4 ch
9. 8-bit UART : 2 ch
10. High-Speed SIO: 2ch
11. Serial Bus Interface(I
12. 10-bit successive approximation type AD converter
13. Key-on wakeup : 4 ch
14. Clock operation
15. Low power consumption operation
stop.)
oscillate.)
quency clock. Release by falling edge of the source clock which is set by TBTCR<TBTCK>.
puts(CPU restarts).
ruputs. (CPU restarts).
quency clock.Release by falling edge of the source clock which is set by TBTCR<TBTCK>.
put.(CPU restarts).
interruput.
16. Wide operation voltage:
- Timer, Event counter, Programmable divider output (PDO),
Pulse width modulation (PWM) output,
Programmable pulse generation (PPG) modes
2
C Bus): 1ch
- Analog input: 16 ch
Single clock mode
Dual clock mode
STOP mode: Oscillation stops. (Battery/Capacitor back-up.)
SLOW1 mode: Low power consumption operation using low-frequency clock.(High-frequency clock
SLOW2 mode: Low power consumption operation using low-frequency clock.(High-frequency clock
IDLE0 mode: CPU stops, and only the Time-Based-Timer(TBT) on peripherals operate using high fre-
IDLE1 mode: CPU stops and peripherals operate using high frequency clock. Release by interru-
IDLE2 mode: CPU stops and peripherals operate using high and low frequency clock. Release by inter-
SLEEP0 mode: CPU stops, and only the Time-Based-Timer(TBT) on peripherals operate using low fre-
SLEEP1 mode: CPU stops, and peripherals operate using low frequency clock. Release by interru-
SLEEP2 mode: CPU stops and peripherals operate using high and low frequency clock.
4.5 V to 5.5 V at 16MHz /32.768 kHz
2.7 V to 5.5 V at 8 MHz /32.768 kHz
Page 2
T5CL8
Release by