External Trigger Timer Mode - Philips CEM2100/00 Service Manual

8. 16-Bit TimerCounter 1 (TC1)
8.3 Function

8.3.2 External Trigger Timer Mode

In the external trigger timer mode, the up-counter starts counting by the input pulse triggering of the TC1
pin, and counts up at the edge of the internal clock. For the trigger edge used to start counting, either the rising
or falling edge is defined in TC1CR<TC1S>.
Since the TC1 pin input has the noise rejection, pulses of 4/fc [s] or less are rejected as noise. A pulse width
of 12/fc [s] or more is required to ensure edge detection. The rejection circuit is turned off in the SLOW1/2 or
SLEEP1/2 mode, but a pulse width of one machine cycle or more is required.
Example 1 :Generating an interrupt 1 ms after the rising edge of the input pulse to the TC1 pin
Example 2 :Generating an interrupt when the low-level pulse with 4 ms or more width is input to the TC1 pin
• When TC1CR<METT1> is set to "1" (trigger start and stop)
When a match between the up-counter and the TC1DRA value is detected after the timer starts, the
up-counter is cleared and halted and an INTTC1 interrupt request is generated.
If the edge opposite to trigger edge is detected before detecting a match between the up-counter
and the TC1DRA, the up-counter is cleared and halted without generating an interrupt request.
Therefore, this mode can be used to detect exceeding the specified pulse by interrupt.
After being halted, the up-counter restarts counting when the trigger edge is detected.
• When TC1CR<METT1> is set to "0" (trigger start)
When a match between the up-counter and the TC1DRA value is detected after the timer starts, the
up-counter is cleared and halted and an INTTC1 interrupt request is generated.
The edge opposite to the trigger edge has no effect in count up. The trigger edge for the next count-
ing is ignored if detecting it before detecting a match between the up-counter and the TC1DRA.
(fc =16 MHz)
LDW (TC1DRA), 007DH
DI
SET (EIRL). 5
EI
LD (TC1CR), 00000100B
LD (TC1CR), 00100100B
(fc =16 MHz)
LDW (TC1DRA), 01F4H
DI
SET (EIRL). 5
EI
LD (TC1CR), 00000100B
LD (TC1CR), 01110100B
7
; 1ms ÷ 2 /fc = 7DH
; IMF= "0"
; Enables INTTC1 interrupt
; IMF= "1"
; Selects the source clock and mode
; Starts TC1 external trigger, METT1 = 0
7
; 4 ms ÷ 2 /fc = 1F4H
; IMF= "0"
; Enables INTTC1 interrupt
; IMF= "1"
; Selects the source clock and mode
; Starts TC1 external trigger, METT1 = 1
Page 82
T5CL8