Akai PDP42Z5TA Service Manual page 71

Hide thumbs Also See for PDP42Z5TA:
Table of Contents

Advertisement

PIN ASSIGNMENT
DIN1
DIN2
DIN3
DOUT
VDD
GND
ADFS
ADBCK
ADXCK
GND
N/C
AINR5
PIN DESCRIPTION
Pin Name
Pin #
DIGITAL
N/C
43
SDA
44
SCL
45
DAXCK
46
DABCK
47
DAFS
48
DIN1
1
DIN2
2
1
2
3
4
5
CE2836
6
7
8
9
10
11
12
Type
No connection. It can be tied to GND.
I/O
Serial command port data line.
I
Serial command port clock line.
I
External master clock input for DAC.
I
DAC audio serial data clock
Input pin (default) if DAC I/F is configured to be 'slave' else it is an Output.
I
DAC left/right channel clock pin. Please refer to Figure 1 PCM data format for its
definition
Input (default) if DAC I/F is configured to be 'slave' else it is an output
I
DAC Channel 1 or TDM serial audio data input.
I
DAC Channel 2 serial audio data input.
Description
69/148
CE2836
AOR1
36
AOL1
35
AOR2
34
AOL2
33
AOR3
32
AOL3
31
AVDD
30
AGND
29
ADVCM
28
AGND
27
ADVRF
26
AGND
25

Advertisement

Table of Contents
loading

Table of Contents