Akai PDP42Z5TA Service Manual page 70

Hide thumbs Also See for PDP42Z5TA:
Table of Contents

Advertisement

Sampling
Rate
XCK Freq
32 K
SRC[1:0]
XCK Freq
44.1K
SRC[1:0]
XCK Freq
48 K
SRC[1:0]
XCK Freq
96 K
SRC[1:0]
All the XCK clock rate listed are supported in the 'Slave Mode' .
SRC Registers are used in the 'Master Mode'. (#) are not supported in the 'Master Mode' .
ADC AUTODETis CREG9[7], DAC SRC[1:0]are CREG9[6:5] and DACDIV is CREG9[4].
Table 2.
ADC XCK Requiremen
DACDIV==0
12.288 MHz
8.192 Mhz.
[10], 384 fs
(#), 256 fs
16.934 Mhz
11.29 Mhz.
[10], 384fs
[00], 256 fs
18.432 MHz
12.288 Mhz
[10], 384 fs
[00], 256 fs
18.432 MHz
12.288 Mhz.
[11], 192 fs
[01], 128 fs
68/148
t
DACDIV==1
24.576 Mhz
16.384 Mhz
[10], 768fs
(#), 512 fs
33.869 Mhz
22.579 Mhz
[10], 768 fs
[00], 512fs
36.864 MHz
24.576 Mhz.
[10], 768fs
[00], 512 fs
36.864 MHz
24.576 Mhz.
[11], 384 fs
[01], 256 fs
CE2836

Advertisement

Table of Contents
loading

Table of Contents