Texas Instruments AN-1504 LP38853S-ADJ User Manual

1 Introduction
This board is designed to allow the evaluation of the LP38853S-ADJ Voltage Regulator. Each board is
assembled and tested in the factory. This evaluation board has the TO-263 7-lead package mounted, and
the output voltage is set to 1.20V.
2 General Description
The LP38853 is a dual-rail adjustable LDO linear regulator capable of suppling up to 3A of output current,
and incorporates an Enable function as well as a Soft-Start function.
The device has been designed to work with 10 µF input and output ceramic capacitors, and 1µF bias
capacitor. Footprints areas for C
3 Operation
The input voltage, applied between V
than the applied V
The bias voltage, applied between V
no more than the maximum of 5.5V.
Loads can be connected to V
V and V test points are provided on the board to allow accurate measurements directly onto the input
OUT IN
and output pins of the device, eliminating any voltage drop on the PCB traces or connecting wires to the
load.
4 Setting V
OUT
The output voltage is set using the external resistive divider R1 and R2. The output voltage is given by the
formula:
V = V × (1 + (R1 / R2))
OUT ADJ
It is recommended that the values selected for R1 and R2 are such that the parallel value is less than 10
kΩ. This is to prevent internal parasitic capacitances on the ADJ pin from interfering with the F
by R1 and C .
FF
The LP38853S-ADJ Evaluation board is assembled with a 1.40 kΩ ±1% resistor for R1, and a 1.00 kΩ
±1% resistor for R2. This sets V
5 Selecting C
FF
A capacitor placed across the gain resistor R1 will provide additional phase margin to improve load
transient response of the device. This capacitor, C
response given by the formula:
F = (1 / (2 × π × C
Z
The value for C should be selected to set a zero frequency (F
FF
formula:
= 1 / (2 × π × F
C
FF
All trademarks are the property of their respective owners.
SNVA178C – November 2006 – Revised April 2013
Submit Documentation Feedback
AN-1504 LP38853S-ADJ Evaluation Board
and C
IN OUT
and GND, should be at least 1.0V greater than V
IN
voltage.
BIAS
and GND should be above the minimum bias voltage of 3.0V, and
BIAS
with reference to GND.
OUT
to 1.20V.
OUT
× R1) )
FF
× R1)
Z
Copyright © 2006–2013, Texas Instruments Incorporated
SNVA178C – November 2006 – Revised April 2013
will allow for a variety of sizes.
, in parallel with R1, will form a zero in the loop
FF
) between 10 kHz and 15 kHz using the
Z
AN-1504 LP38853S-ADJ Evaluation Board
User's Guide
and no greater
OUT
(1)
pole set
Z
(2)
(3)
1