List Of Tables - Motorola MSC8101 ADS User Manual

TABLE 1-1. MSC8101ADS Specifications
TABLE 4-1. Available Clock Mode Setting
TABLE 4-2. JP1/JP2 Settings
TABLE 4-3. SIU Registers' Programming
TABLE 4-4. Memory Controller Initialization for 100(50) MHz
TABLE 5-1 Summary Reset Configuration Schemes.
TABLE 5-2. Hard Reset Configuration Word
TABLE 5-3. MSC8101ADS Chip Select Assignments
TABLE 5-4. 100 MHz SDRAM Mode Register Programming
TABLE 5-5. Flash Memory Projected Performance Figures
TABLE 5-6. Ports Function Enable
TABLE 5-7. CS4221 Programming
TABLE 5-8. Host I/F Interconnect signals
TABLE 5-9. BCSR0 Description
TABLE 5-10. BCSR1 Description
TABLE 5-11. Peripheral's Availability Decoding.
TABLE 5-12. BCSR2 Description
TABLE 5-13. Flash Presence Detect (7:5) Encoding
TABLE 5-14. Flash Presence Detect (4:1) Encoding
TABLE 5-15. BCSR3 Description
TABLE 5-16. EXTOOLI(0:3) Assignment
TABLE 5-17. External Tool Revision Encoding
TABLE 5-18. ADS Revision Encoding
TABLE 6-1. MSC8101ADS Memory Map
TABLE 7-1. Off-Board Application Maximum Current Consumption
TABLE A-1. MSC8101ADS Bill Of Material
TABLE B1-2. P1 - System Expansion - Interconnect Signals
TABLE B1-3. P2 - CPM Expansion - Interconnect Signals
TABLE B1-4. P3 - ISP Connector - Interconnect Signals
TABLE B1-5. P4 - Host Interface Connector - Interconnect Signals
TABLE B1-6. P6 - JTAG/ONCE Connector - Interconnect Signals
TABLE B1-7. P12 - Ethernet Port Interconnect Signals
TABLE B1-8. P17,P18 - T1/E1 Line Connectors Interconnect Signals
TABLE B1-9. P19,P21,P24 - Stereo Phone Connectors Interconnect Signals
TABLE B1-10. P27A Interconnect Signals
TABLE B1-11. P27B Interconnect Signals
MOTOROLA
Freescale Semiconductor, Inc.

LIST OF TABLES

MSC8101ADS RevB User's Manual
For More Information On This Product,
Go to: www.freescale.com
12
29
31
35
36
40
40
44
45
46
49
51
54
55
56
58
58
59
59
60
61
61
61
63
66
68
77
82
90
90
92
93
94
94
95
95
IX